

Input/Output & System Performance Issues

- **System Architecture & I/O Connection Structure**
 - Types of Buses/Interconnects in the system. Isolated I/O System Architecture
- **I/O Data Transfer Methods.**
- **System and I/O Performance Metrics.**
 - **I/O Throughput** i.e system throughput in tasks per second
 - **I/O Latency (Response Time)** i.e Time it takes the system to process an average task
- **Magnetic Disk Characteristics.**
- **I/O System Modeling Using Queuing Theory.**
 - **Little's Queuing Law** More Specifically steady state queuing theory
 - **Single Server/Single Queue I/O Modeling: M/M/1 Queue**
 - **Multiple Servers/Single Queue I/O Modeling: M/M/m Queue**
- **Designing an I/O System & System Performance:**
 - **Determining system performance bottleneck.**
 - (i.e. which component creates a system performance bottleneck)

Quiz 8

4th Edition: Chapter 6.1, 6.2, 6.4, 6.5
3rd Edition: Chapter 7.1-7.3, 7.7, 7.8


CMPE550 - Shaaban

The Von-Neumann Computer Model

- **Partitioning of the computing engine into components:**

- 1 – **Central Processing Unit (CPU):** Control Unit (instruction decode, sequencing of operations), Datapath (registers, arithmetic and logic unit, buses).
- 2 – **Memory:** Instruction (program) and operand (data) storage.
- 3 – **Input/Output (I/O):** Communication between the CPU/memory and the outside world.

System Architecture = System components and how the components are connected (system interconnects)



System performance depends on many aspects of the system
 (“limited by weakest link in the chain”): The system performance bottleneck

CMPE550 - Shaaban

Input and Output (I/O) Subsystem

- The I/O subsystem provides the mechanism for communication between the CPU and the outside world (I/O devices).
Including users
Including memory

- Design factors:

- I/O device characteristics (input, output, storage, etc.) /Performance.
- I/O Connection Structure (degree of separation from memory operations). → Isolated I/O System Architecture
- I/O interface (the utilization of dedicated I/O and bus controllers).
- Types of buses/system interconnects (processor-memory vs. I/O buses/interconnects).
- I/O data transfer or synchronization method (programmed I/O, interrupt-driven, DMA).

Components of Total System Execution Time:
(or response time)

CPU

Memory


I/O

CMPE550 - Shaaban

Typical FSB-Based System Architecture

System Architecture = System Components + System Component Interconnects

System Bus or Front Side Bus (FSB)



Current System Architecture:
Isolated I/O: Separate memory (system) and I/O buses.

Thus **I/O Subsystem**

Two Types of System Interconnects/Buses:
 1- CPU-Memory Bus or interconnect
 2 - I/O Buses/interfaces

CMPE550 - Shaaban

Typical FSB-Based System Architecture

System Architecture = System Components + System Component Interconnects

CPU Core
 1 GHz - 3.8 GHz
 4-way Superscaler
 RISC or RISC-core (x86):
 Deep Instruction Pipelines
 Dynamic scheduling
 Multiple FP, integer FUs
 Dynamic branch prediction
 Hardware speculation




All Non-blocking caches

L1	16-128K	1-2 way set associative (on chip), separate or unified
L2	256K- 2M	4-32 way set associative (on chip) unified
L3	2-16M	8-32 way set associative (on or off chip) unified

SDRAM
 PC100/PC133
 100-133MHz
 64-128 bits wide
 2-way interleaved
 ~ 900 MBYTES/SEC (64bit)

Double Data Rate (DDR) SDRAM
 PC3200
 200 MHz DDR
 64-128 bits wide
 4-way interleaved
 ~3.2 GBYTES/SEC (64bit)

RAMbus DRAM (RDRAM)
 400MHz DDR
 16 bits wide (32 banks)
 ~ 1.6 GBYTES/SEC



Examples: Alpha, AMD K7: EV6, 200-400 MHz
 Intel PII, PIII: GTL+ 133 MHz
 Intel P4 800 MHz

Example: PCI, 33-66MHz
 32-64 bits wide
 133-528 MB/s
 PCI-X 133MHz 64-bits wide
 1066 MB/s

Current System Architecture:
Isolated I/O: Separate memory (system) and I/O buses.

Thus →

Two Types of System Interconnects/Buses:
 1- CPU-Memory Bus or interconnect
 2 - I/O Buses/interfaces

Important issue: Which component creates a system performance bottleneck?

CMPE550 - Shaaban

Main Types of Buses/Interconnects in The System

1 Processor-Memory Bus/Interconnect: AKA System Bus, Front Side Bus, (FSB)

- Should offer very high-speed (bandwidth) and low latency.
- Matched to the memory system performance to maximize memory-processor bandwidth.
- Usually system design-specific (not an industry standard).
- Examples: Alpha EV6 (AMD K7), Peak bandwidth = 400 MHz x 8 = 3.2 GB/s
Intel GTL+ (P3), Peak bandwidth = 133 MHz x 8 = 1 GB/s
Intel P4, Peak bandwidth = 800 MHz x 8 = 6.4 GB/s
HyperTransport 2.0: 200Mhz-1.4GHz, Peak bandwidth up to 22.8 GB/s

QPI

Also Intel's QuickPath Interconnect (QPI) used in Core i7 system architecture

(point-to-point system interconnect not a bus)

Dedicated Links

2 I/O buses/Interconnects: Sometimes called I/O channels or interfaces


- Follow bus/interface industry standards.
- Usually formed by I/O interface adapters to handle many types of connected I/O devices.
- Wide range in the data bandwidth and latency
- Not usually interfaced directly to memory instead connected to processor-memory bus via a bus adapter (system chipset south bridge).
- Examples: Main system I/O bus: PCI, PCI-X, PCI Express
Storage Interfaces: SATA, PATA, SCSI.

Isolated I/O System Architecture

System Architecture = System Components + System Component Interconnects

CMPE550 - Shaaban

FSB-Based Single Processor Socket System Architecture



Intel Pentium 4 System Architecture

(Using The Intel 925 Chipset)

System Architecture = System Components + System Component Interconnects

And Core 2

CPU
(Including cache)

System Bus (Front Side Bus, FSB)
Bandwidth usually should match or exceed that of main memory

System Core Logic

Memory Controller Hub
(Chipset North Bridge)

Intel® Pentium® 4
Processor
Extreme Edition

6.4 GB/s

Graphics/GPU
PCI Express®
x16 Graphics

8.0
GB/s

82925X
MCH

DDR2

8.5 GB/s

System
Memory

Two 8-byte DDR2 Channels

DDR2

Graphics I/O Bus (PCI Express)

Isolated I/O

2 GB/s DMI

Intel® High
Definition Audio

4 PCI
Express® x1

8 Hi-Speed
USB 2.0 Ports

Misc.
I/O
Interfaces

500
MB/s

60
MB/s

ICH6RW

150
MB/s

133
MB/s

4 Serial
ATA Ports

Intel® Matrix
Storage Technology

Intel® Wireless
Connect Technology

Storage I/O (Serial ATA)

6
PCI

Main
I/O Bus
(PCI)

Misc.
I/O
Interfaces

System Core Logic

I/O Controller Hub
(Chipset South Bridge)

Basic Input Output System (BIOS)

BIOS Supports
HT Technology

I/O Subsystem

Current System Architecture:


Isolated I/O: Separate memory and I/O buses.

CMPE550 - Shaaban



Source: <http://www.anandtech.com/showdoc.aspx?i=2088&p=4>

Intel Core i7 “Nehalem” System Architecture

Intel's QuickPath Interconnect (QPI) Point-to-point system interconnect used instead of Front Side Bus (FSB)
 + Memory controller integrated on processor chip (three DDR3 channels)



Memory Controllers







QuickPath Interconnect (QPI) Link (Replaces FSB)

QPI Link(s)

QuickPath Interconnect:
 Intel's first point-point interconnect introduced 2008 with the Nehalem Architecture as an alternative to HyperTransport

Isolated I/O



I/O Controller Hub (Chipset South Bridge)

CMPE550 - Shaaban

(e.g . FSB)

Bus Characteristics

<i>Option</i>	<i>High performance</i>	<i>Low cost/performance</i>
Bus width	Separate address & data lines	Multiplex address & data lines
Data width	Wider is faster (e.g., 64 bits)	Narrower is cheaper (e.g., 16 bits)
Transfer size	Multiple words has less bus overhead	Single-word transfer is simpler
Bus masters	Multiple (requires arbitration)	Single master (no arbitration)
Split	Yes, separate Request and Reply packets gets higher bandwidth (needs multiple masters)	No , continuous transaction? connection is cheaper and has lower latency
Clocking	Synchronous	Asynchronous

CMPE550 - Shaaban

FSB = Front Side Bus (Processor-memory Bus or System Bus)

Example CPU-Memory System Buses (Front Side Buses, FSBs)

Bus	Summit	Challenge	XDBus	SP	P4
Originator	HP	SGI	Sun	IBM	Intel
Clock Rate (MHz)	60	48	66	111	800
Split transaction?	Yes	Yes	Yes	Yes	Yes
Address lines	48	40	??	??	??
Data lines	128	256	144	128	64
Clocks/transfer	4	5	4	??	??
Peak (MB/s)	960	1200	1056	1700	6400
Master	Multi	Multi	Multi	Multi	Multi
Arbitration	Central	Central	Central	Central	Central
Addressing	Physical	Physical	Physical	Physical	Physical
Length	13 inches	12 inches	17 inches	??	??

FSB Bandwidth matched with single 8-byte channel SDRAM

FSB Bandwidth matched with dual channel PC3200 DDR SDRAM

CMPE550 - Shaaban

Main System I/O Bus Example: PCI, PCI-Express

	Specification	Bus Width (bits)	Bus Frequency (MHz)	Peak Bandwidth (MB/sec)
Legacy PCI	PCI 2.3	32	33.3	133
	PCI 2.3	64	33.3	266
	PCI 2.3	64	66.6	533
	PCI-X 1.0	64	133.3	1066
	PCI-X 2.0	64	266, 533	2100 , 4200
Not Implemented Yet				
Formerly Intel's 3GIO	PCI-Express	1-32	???	500-16,000

Addressing

Physical

PCI Bus Transaction Latency:

Master

Multi

PCI requires 9 cycles @ 33Mhz (272ns)

Arbitration

Central

PCI-X requires 10 cycles @ 133MHz (75ns)

PCI = Peripheral Component Interconnect

CMPE550 - Shaaban

Storage IO Interfaces/Buses

	EIDE/Parallel ATA (PATA)	SCSI
Data Width	16 bits	8 or 16 bits (wide)
Clock Rate	Upto 100MHz	10MHz (Fast) 20MHz (Ultra) 40MHz (Ultra2) 80MHz (Ultra3) 160MHz (Ultra4)
Bus Masters	1	Multiple
Max no. devices	2	7 (8-bit bus) 15 (16-bit bus)
Peak Bandwidth	200 MB/s	320MB/s (Ultra4)
Target Application	Desktop	Servers_____

EIDE = Enhanced Integrated Drive Electronics
ATA = Advanced Technology Attachment
PATA = Parallel ATA
SATA = Serial ATA

SCSI = Small Computer System Interface

CMPE550 - Shaaban

I/O Data Transfer Methods

1 • Programmed I/O (PIO): Polling (For low-speed I/O)

- The I/O device puts its status information in a status register.
- The processor must periodically check the status register.
- The processor is totally in control and does all the work.
- Very wasteful of processor time.
- Used for low-speed I/O devices (mice, keyboards etc.)

Memory-mapped register


2 • Interrupt-Driven I/O (For medium-speed I/O):

- An interrupt line from the I/O device to the CPU is used to generate an I/O interrupt indicating that the I/O device needs CPU attention. (e.g data is ready)
- The interrupting device places its identity in an interrupt vector.
- Once an I/O interrupt is detected the current instruction is completed and an I/O interrupt handling routine (by OS) is executed to service the device.
- Used for moderate speed I/O (optical drives, storage, networks ..)
- Allows overlap of CPU processing time and I/O processing time

$$\text{Time(workload)} = \text{Time(CPU)} + \text{Time(I/O)} - \text{Time(Overlap)}$$



No overlap



Overlap of CPU processing Time and I/O processing time

CMPE550 - Shaaban

I/O data transfer methods:

3 Direct Memory Access (DMA) (For high-speed I/O):

- Implemented with a specialized controller that transfers data between an I/O device and memory independent of the processor.
- The DMA controller becomes the bus master and directs reads and writes between itself and memory.
- Interrupts are still used only on completion of the transfer or when an error occurs.
- Even lower CPU overhead, used in high speed I/O (storage, network interfaces)
- Allows more overlap of CPU processing time and I/O processing time than interrupt-driven I/O.
- DMA transfer steps:
 - 1 – The CPU sets up DMA by supplying device identity, operation, memory address of source and destination of data, the number of bytes to be transferred.
 - 2 – The DMA controller starts the operation. When the data is available it transfers the data, including generating memory addresses for data to be transferred.
 - 3 – Once the DMA transfer is complete, the controller interrupts the processor, which determines whether the entire operation is complete.

I/O Interface/Controller

I/O Interface, I/O controller or I/O bus adapter:

- **Specific to each type of I/O device/interface standard.**
- **To the CPU, and I/O device, it consists of a set of control and data registers (usually memory-mapped) within the I/O address space.**
- **On the I/O device side, it forms a localized I/O bus which can be shared by several I/O devices**
 - (e.g IDE, SCSI, USB ...) Industry-standard interfaces
- **Handles I/O details (originally done by CPU) such as:**
 - **Assembling bits into words,**
 - **Low-level error detection and correction**
 - **Accepting or providing words in word-sized I/O registers.**
 - **Presents a uniform interface to the CPU regardless of I/O device.**
 - **Handles DMA I/O data transfers.**

Why?

Low-level
I/O Processing
off-loaded
from CPU

CMPE550 - Shaaban

I/O Controller Architecture

Part of System Core Logic


Part of System Core Logic

Chipset /
North Bridge


Chipset /
South Bridge

e.g. PCI-Express

Peripheral or Main I/O Bus (PCI, PCI-X, etc.)



$$\text{Time(workload)} = \text{Time(CPU)} + \text{Time(I/O)} - \text{Time(Overlap)}$$



SCSI, IDE, USB,

Industry-standard interfaces

CMPE550 - Shaaban

I/O: A System Performance Perspective

- CPU Performance: Improvement of ~ 60% per year.
- I/O Sub-System Performance: Limited by *mechanical* delays (disk I/O). Improvement less than 10% per year (IO rate per sec or MB per sec).

i.e storage devices (hard drives)



- From Amdahl's Law: overall system speed-up is limited by the slowest component:


To Start With

→ If I/O is 10% of current processing time:

- Increasing CPU performance by 10 times
 ⇒ 5 times system performance increase (50% loss in performance)
- Increasing CPU performance by 100 times
 ⇒ ~ 10 times system performance (90% loss of performance)

Originally: CPU-bound

Originally: I/O = 10% CPU = 90%



After: I/O-bound

Speedup = 5.2
 I/O = 53% CPU = 47%

Speedup = 9.2
 I/O = 92% CPU = 8%

- The I/O system performance bottleneck diminishes the benefit of faster CPUs on overall system performance.


System performance depends on many aspects of the system ("limited by weakest link in the chain"): The system performance bottleneck

CMPE550 - Shaaban

System & I/O Performance Metrics/Modeling

- **Diversity**: The variety of I/O devices that can be connected to the system.
- **Capacity**: The maximum number of I/O devices that can be connected to the system.

I/O Performance Modeling:



- **Producer/server Model of I/O**: The producer (CPU, human etc.) creates tasks to be performed and places them in a task buffer (queue); the server (I/O device or controller) takes tasks from the queue and performs them.

I/O (or Entire System) Performance Metrics:

- 1 • **I/O Throughput**: The maximum data rate that can be transferred to/from an I/O device or sub-system, or the maximum number of I/O tasks or transactions completed by I/O in a certain period of time
⇒ Maximized when task queue is never empty (server always busy).
- 2 • **I/O Latency or response time**: The time an I/O task takes from the time it is placed in the task buffer or queue until the server (I/O system) finishes the task. Includes I/O device service time and buffer waiting (or queuing time).
⇒ Minimized when task queue is always empty (no queuing time).

$$\text{Response Time} = \text{Service Time} + \text{Queuing Time}$$

CMPE550 - Shaaban

System & I/O Performance Metrics: Throughput

- Throughput is a measure of speed—the rate at which the I/O or storage system delivers data.
- I/O Throughput is measured in two ways:

1

- I/O task rate:

- Measured in:

I/O Tasks/sec

- Accesses/second or,
 - Transactions Per Second (TPS) or,
 - I/O Operations Per Second (IOPS).
 - I/O rate is generally used for applications where the size of each request is small, such as in transaction processing. i.e server applications

2

- Data rate, measured in *bytes/second* or *megabytes/second* (*MB/s*, *GB/s* ...).

- Data rate is generally used for applications where the size of each request is large, such as in scientific and multimedia applications.


System & I/O Performance Metrics: Response time

- Response time measures how long a storage (or I/O) system takes to process an I/O request and access data. Or entire system
 - I/O request latency or total processing time per I/O request.
- This time can be measured in several ways.

For example:

i.e. Time it takes the system to process an average task

- One could measure time from the user's perspective,
- the operating system's perspective,
- or the disk controller's perspective, depending on what you view as the storage or I/O system.




The utilization of DMA and I/O device queues and multiple I/O devices servicing a queue may make throughput $\gg 1 / \text{response time}$

CMPE550 - Shaaban

I/O Modeling:

$$\text{Time}_{\text{system}} = \text{Time in System for a task} = \text{Response Time} = \text{Queuing Time} + \text{Service Time}$$

Producer-Server Model



Shown above: Single Queue + Single Server

- **Throughput:**

- The number of tasks completed by the server in unit time.
- In order to get the highest possible throughput:

Throughput is maximized when:

- The server should never be idle.
- The queue should never be empty.

- **Response time:**

- Begins when a task is placed in the queue
- Ends when it is completed by the server
- In order to minimize the response time:

Response Time is minimized when:

- The queue should be empty (no waiting time in queue).
- The server will be idle at times.

CMPE550 - Shaaban

Shown above is a (Single Queue + Single Server) Producer-Server Model

Producer-Server Model


Single Queue + Single Server

User or CPU




Task Arrival Rate, r

I/O Tasks



I/O Tasks




$$\text{Response Time} = \text{Time}_{\text{System}} = \text{Time}_{\text{Queue}} + \text{Time}_{\text{Server}} = T_q + T_{ser}$$

I/O device + controller

Throughput vs. Response Time

Response time (latency) in ms

Queue almost empty most of the time
Less time in queue



Queue full most of the time.
More time in queue


Shown here is a (Single Queue + Single Server) Producer-Server Model

AKA Loading Factor

i.e Utilization = U ranges from 0 to 1 (0 % to 100%)

CMPE550 - Shaaban

I/O Performance: Throughput Enhancement



- In general throughput can be improved by:
 - Throwing more hardware at the problem.
 - Reduces load-related latency. Less queuing time
- Response time is much harder to reduce.
 - e.g. Faster I/O device (i.e server)

Ignoring CPU I/O processing time and other system delays

$$\text{Response Time} = \text{Time}_{\text{System}} = \text{Time}_{\text{Queue}} + \text{Time}_{\text{Server}} = T_q + T_{ser}$$

CMPE550 - Shaaban

Magnetic Disks

Characteristics:



- **Diameter (form factor):** 1.8in - 3.5in
- **Rotational speed:** 5,400 RPM-15,000 RPM
- **Tracks per surface.**
- **Sectors per track:** Outer tracks contain more sectors.
- **Recording or Areal Density:** Tracks/in X Bits/in
- **Cost Per Megabyte.** Bits/ Inch²
- **Seek Time:** (2-12 ms) Current Areal Density ~ 640 Gbits / Inch²
The time needed to move the read/write head arm.
Reported values: Minimum, Maximum, Average.
- **Rotation Latency or Delay:** (2-8 ms)
The time for the requested sector to be under the read/write head. (~ time for half a rotation)
- **Transfer time:** The time needed to transfer a sector of bits.
- **Type of controller/interface:** SCSI, EIDE (PATA, SATA)
- **Disk Controller delay or time.**
- **Average time to access a sector of data =**

average seek time + average rotational delay + transfer time


+ disk controller overhead

(ignoring queuing time)

Access time = average seek time + average rotational delay



Current Rotation speed
7200-15000 RPM



Basic Disk Performance Example

- Given the following Disk Parameters:

- Average seek time is 5 ms
- Disk spins at 10,000 RPM
- Transfer rate is 40 MB/sec

i.e. $T_{\text{queue}} = T_q = 0$

- Controller overhead is 0.1 ms

i.e.
 T_{Ser}

- Assume that the disk is idle, so no queuing delay exist.

- What is Average Disk read or write service time for a 500-byte (.5 KB) Sector?

Time for half a rotation

$$\begin{aligned}
 & \text{Ave. seek} + \text{ave. rot delay} + \text{transfer time} + \text{controller overhead} \\
 = & 5 \text{ ms} + 0.5 / (10000 \text{ RPM} / 60) + 0.5 \text{ KB} / 40 \text{ MB/s} + 0.1 \text{ ms} \\
 = & 5 + 3 + 0.13 + 0.1 = 8.23 \text{ ms}
 \end{aligned}$$

Access Time

Actual time to process the disk request is greater and may include CPU I/O processing Time and queuing time


T_{service} (Disk Service Time for this request)

Or T_{Ser}

Here: 1KBytes = 10^3 bytes, MByte = 10^6 bytes, 1 GByte = 10^9 bytes

CMPE550 - Shaaban

Historic Perspective of Hard Drive Characteristics Evolution: Areal Density




Drive areal density has increased by a factor of 8.5 million since the first disk drive, IBM's RAMAC, was introduced in 1957. Since 1991, the rate of increase in areal density has accelerated to 60% per year, and since 1997 this rate has further accelerated to an incredible 100% per year.

Current Areal Density ~ 640 Gbits / In²

CMPE550 - Shaaban

Historic Perspective of Hard Drive Characteristics Evolution: Internal Data Transfer Rate



Internal data transfer rate increase is influenced by the increase in areal density

CMPE550 - Shaaban


Historic Perspective of Hard Drive Characteristics Evolution: Access/Seek Time

100

IBM HDD Access/Seek Time-Performance Increase

Access time = average seek time + average rotational delay


Less than 3x times improvement over 15 years!



Access/Seek Time is a big factor in service(response) time for small/random disk requests. Limited improvement due to mechanical rotation speed + seek delay

CMPE550 - Shaaban

Historic Perspective of Hard Drive Characteristics Evolution: Cost




Cost Per MByte:
> 100,000X times cost drop

The price per megabyte of disk storage has been decreasing at about 40% per year based on improvements in **data density**,-- even faster than the price decline for flash memory chips. Recent trends in HDD price per megabyte show an even steeper reduction.

Actual Current Hard Disk Storage Cost (Fourth Quarter 2014):
~ 0.00005 dollars per MByte or about 20 GBytes /Dollar

CMPE550 - Shaaban

Historic Perspective of Hard Drive Characteristics Evolution: Roadmap



Current Areal Density ~ 640 Gbits / In²

CMPE550 - Shaaban

Introduction to Queuing Theory

(Steady State)



- Concerned with long term, steady state than in startup:
 - where \Rightarrow Arrivals = Departures
Rate r Rate

- **Little's Law:**

$$\text{Mean number tasks in system} = \text{arrival rate} \times \text{mean response time}$$


i.e. average L_{sys} (length or number of tasks in system) r (arrival rate) T_{sys} (System Time)

(Steady State)

- Applies to any system in equilibrium, as long as nothing in the black box is creating or destroying tasks.

CMPE550 - Shaaban

I/O Performance & Little's Queuing Law



- **Given: An I/O system in equilibrium (input rate is equal to output rate) and:**

- T_{ser} : Average time to service a task = $1/\text{Service rate}$
- T_q : Average time per task in the queue
- T_{sys} : Average time per task in the system, or the response time, the sum of T_{ser} and T_q thus $T_{sys} = T_{ser} + T_q$
- r : Average number of arriving tasks/sec (i.e task arrival rate)
- L_{ser} : Average number of tasks in service.
- L_q : Average length of queue
- L_{sys} : Average number of tasks in the system, the sum of L_q and L_{ser}

Response Time

Ignoring CPU processing time and other system delays

- **Little's Law states:** $L_{sys} = r \times T_{sys}$ (applied to system)
 $L_q = r \times T_q$ (applied to queue)

AKA Loading Factor

- **Server utilization = $u = r / \text{Service rate} = r \times T_{ser}$**


$r = \text{Task Arrival rate}$

u must be between 0 and 1 otherwise there would be more tasks arriving than could be serviced

Here a server is the device (i.e hard drive) and its I/O controller (IOC)

CMPE550 - Shaaban

A Little Queuing Theory



- **Server spends a variable amount of time with customers**

- Arithmetic mean time = $m1 = (f1 \times T1 + f2 \times T2 + \dots + fn \times Tn)$


- where T_i is the time for task i and f_i is the frequency of task i

- **variance** = $(f1 \times T1^2 + f2 \times T2^2 + \dots + fn \times Tn^2) - m1^2$

- Must keep track of unit of measure (100 ms² vs. 0.1 s²)

- **Squared coefficient of variance: $C^2 = \text{variance}/m1^2$**

- Unitless measure



Distributions:

- **Exponential (Poisson) distribution $C^2 = 1$** : most short relative to average, few others long; 90% < 2.3 x average, 63% < average


- **Hypoexponential distribution $C^2 < 1$** : most close to average, $C^2=0.5 \Rightarrow 90\% < 2.0 \times$ average, only 57% < average

- **Hyperexponential distribution $C^2 > 1$** : further from average $C^2=2.0 \Rightarrow 90\% < 2.8 \times$ average, 69% < average

CMPE550 - Shaaban

Variance = (Standard deviation)²

A Little Queuing Theory



- **Service time completions vs. waiting time for a busy server: randomly arriving task joins a queue of arbitrary length when server is busy, otherwise serviced immediately**
 - **Unlimited length queues key simplification**
- **A single server queue: combination of a servicing facility that accommodates 1 task at a time (*server*) + waiting area (*queue*): together called a *system***
- **Server spends a variable amount of time servicing tasks, average, $Time_{server}$**

Response Time

$$Time_{system} = Time_{queue} + Time_{server} = T_{sys} = T_q + T_{ser}$$

Ignoring CPU processing time and other system delays

T_q

$Time_{queue} = Length_{queue} \times Time_{server} + Time_{for\ the\ server\ to\ complete\ current\ task}$
Time for the server to complete current task = Server utilization x remaining service time of current task

$$Length_{queue} = Arrival\ Rate \times Time_{queue} \quad (\text{Little's Law})$$

We need to estimate waiting time in queue (i.e $Time_{queue} = T_q$)?

$T_q?$

Here a server is the device (i.e hard drive) and its I/O controller (IOC)
 The response time above does not account for other factors such as CPU time.

CMPE550 - Shaaban

A Little Queuing Theory: Average Queue Wait Time T_q

For Single Queue + Single Server

- Calculating average wait time in queue T_q
 - If something at server, it takes to complete on average $m1(z) = 1/2 \times T_{ser} \times (1 + C^2)$
 - Chance server is busy = u ; average delay is $u \times m1(z) = 1/2 \times u \times T_{ser} \times (1 + C^2)$
 - All customers in line must complete; each avg T_{ser}

Time_{queue} = Time for the server to complete current task + Length_{queue} x Time_{server}
 Time_{queue} = Average residual service time + Length_{queue} x Time_{server}

$$T_q = u \times m1(z) + L_q \times T_{ser} = 1/2 \times u \times T_{ser} \times (1 + C^2) + L_q \times T_{ser}$$

$$T_q = 1/2 \times u \times T_{ser} \times (1 + C^2) + r \times T_q \times T_{ser}$$

$$T_q = 1/2 \times u \times T_{ser} \times (1 + C^2) + u \times T_q$$

$$T_q \times (1 - u) = T_{ser} \times u \times (1 + C^2) / 2$$

$$T_q = T_{ser} \times u \times (1 + C^2) / (2 \times (1 - u))$$

(Rearrange)

$$L_q = r \times T_q$$

(Little's Law)

Notation:

- r average number of arriving tasks/second
- T_{ser} average time to service a task
- u server utilization (0..1): $u = r \times T_{ser}$
- T_q average time/request in queue
- L_q average length of queue: $L_q = r \times T_q$

What if utilization $u = 1$?

i.e. Server is busy 100% of the time

CMPE550 - Shaaban

A version of this derivation in textbook page 385 (3rd Edition: page 726)

A Little Queuing Theory: M/G/1 and M/M/1

Single Queue + Single Server

- Assumptions so far:

- System in equilibrium
- Time between two successive task arrivals in line are random
- Server can start on next task immediately after prior finishes
- No limit to the queue: works First-In-First-Out (FIFO)
- Afterward, all tasks in line must complete; each avg T_{ser}

Arrival
Distribution
(i.e $C^2 = 1$)

Service
Distribution
(i.e $C^2 = 1$)

Number of
Servers

- Described “memoryless” or **M**arkovian request arrival (M for $C^2=1$ exponentially random), **G**eneral service distribution (no restrictions), 1 server: **M/G/1 queue**
- When Service times have $C^2 = 1$, **M/M/1 queue**

- $T_q = T_{ser} \times u \times (1 + C^2) / (2 \times (1 - u)) = T_{ser} \times u / (1 - u)$

(T_q average time/task in queue)

T_{ser} average time to service a task

L_q Average length of queue $L_q = r \times T_q = u^2 / (1 - u)$

u server utilization (0..1): $u = r \times T_{ser}$

T_q

Queuing Time, T_q

(In Textbook page 726)

Response
Time

$\text{Time}_{system} = \text{Time}_{queue} + \text{Time}_{server} = T_{sys} = T_q + T_{ser}$

CMPE550 - Shaaban

Single Queue + Multiple Servers (Disks/Controllers)

I/O Modeling: M/M/m Queue

Arrival Service Number of servers

- I/O system with **M**arkovian request arrival rate **r** i.e $C^2 = 1$
- A single queue serviced by **m** servers (disks + controllers) each with


i.e $C^2 = 1$

Markovian Service rate = $1 / T_{ser}$

(and requests are distributed evenly among all servers)

$$T_q = T_{ser} \times u / [m (1 - u)]$$

where $u = r \times T_{ser} / m$



m servers each has service time = Tser

- m** number of servers
- T_{ser}** average time to service a task
- u** server utilization (0..1): $u = r \times T_{ser} / m$
- T_q** average time/task in queue
- L_q** Average length of queue $L_q = r \times T_q$
- $T_{sys} = T_{ser} + T_q$** Time in system (mean response time)

Please Note:
We will use this simplified formula for M/M/m not the book version 4th Edition on page 388 (3rd Edition: page729)

i.e as if the m servers are a single server with an effective service time of T_{ser} / m

CMPE550 - Shaaban

I/O Queuing Performance: An M/M/1 Example

i.e. producer of I/O tasks

- A processor sends 40 disk I/O requests per second, requests & service are exponentially distributed, average disk service time = 20 ms
- On average: r i.e. $C^2 = 1$ T_{ser}
 - What is the disk utilization u ?
 - What is the average time spent in the queue, T_q ?
 - What is the average response time for a disk request, T_{sys} ?
 - What is the number of requests in the queue L_q ? In system, L_{sys} ?

We have:

r average number of arriving requests/second = 40
 T_{ser} average time to service a request = 20 ms (0.02s)

We obtain:

u server utilization: $u = r \times T_{ser} = 40/s \times .02s = 0.8$ or 80%
 T_q average time/request in queue = $T_{ser} \times u / (1 - u)$
 $= 20 \times 0.8 / (1 - 0.8) = 20 \times 0.8 / 0.2 = 20 \times 4 = 80$ ms (0.08s)
 T_{sys} average time/request in system: $T_{sys} = T_q + T_{ser} = 80 + 20 = 100$ ms
 L_q average length of queue: $L_q = r \times T_q$
 $= 40/s \times 0.08s = 3.2$ requests in queue
 L_{sys} average # tasks in system: $L_{sys} = r \times T_{sys} = 40/s \times 0.1s = 4$

i.e Mean Response Time

Utilization U

Response Time

CMPE550 - Shaaban

I/O Queuing Performance: An M/M/1 Example

- Previous example with a faster disk with average disk service time = 10 ms
- The processor still sends 40 disk I/O requests per second, requests & service are exponentially distributed
- **On average:**
 - How utilized is the disk, u ?
 - What is the average time spent in the queue, T_q ?
 - What is the average response time for a disk request, T_{sys} ?

i.e. $C^2 = 1$

T_{ser}

(Changed from 20 ms to 10 ms)

We have:

r average number of arriving requests/second = 40
 T_{ser} average time to service a request = 10 ms (0.01s)

Utilization U

We obtain:

u server utilization: $u = r \times T_{ser} = 40/s \times .01s = 0.4$ or 40%
 T_q average time/request in queue = $T_{ser} \times u / (1 - u)$
 $= 10 \times 0.4 / (1 - 0.4) = 10 \times 0.4 / 0.6 = 6.67$ ms (0.0067s)
 T_{sys} average time/request in system: $T_{sys} = T_q + T_{ser} = 10 + 6.67 =$
 $= 16.67$ ms

i.e. Mean Response Time

Response time is $100/16.67 = 6$ times faster even though the new service time is only 2 times faster due to lower queuing time.

Response Time

6.67 ms instead of 80 ms

CMPE550 - Shaaban

Factors Affecting System & I/O Performance

- I/O processing computational requirements:
 - CPU computations available for I/O operations.
 - Operating system I/O processing policies/routines.
 - I/O Data Transfer/Processing Method used.
 - CPU cycles needed: Polling >> Interrupt Driven > DMA
- I/O Subsystem performance:
 - Raw performance of I/O devices (i.e magnetic disk performance).
 - I/O bus capabilities. Service Time, Tser, Throughput
 - I/O subsystem organization. i.e number of devices, array level ..
 - Loading level (u) of I/O devices (queuing delay, response time).
- Memory subsystem performance: Tq
 - Available memory bandwidth for I/O operations (For DMA)
- Operating System Policies:
 - File system vs. Raw I/O.
 - File cache size and write Policy.
 - File pre-fetching, etc.

Components of Total System Execution Time:



CPU

I/O

Memory

OS

System performance depends on many aspects of the system
("limited by weakest link in the chain"): The system performance bottleneck

CMPE550 - Shaaban

System Design (Including I/O)

- When designing a system, the performance of the components that make it up should be balanced.
- Steps for designing I/O systems are:
 - List types and performance of I/O devices and buses in the system
 - Determine target application computational & I/O demands
 - Determine the CPU resource demands for I/O processing
 - CPU clock cycles directly for I/O (e.g. initiate, interrupts, complete)
 - CPU clock cycles due to stalls waiting for I/O
 - CPU clock cycles to recover from I/O activity (e.g., cache flush)
 - Determine memory and I/O bus resource demands
 - Assess the system performance of the different ways to organize these devices:
i.e system configurations
 - For each system configuration identify which system component (CPU, memory, I/O buses, I/O devices etc.) is the performance bottleneck. Bottleneck ?
 - Improve performance of the component that poses a system performance bottleneck

Iterative
Refinement
Process

Iterative
Refinement
Process

System performance depends on many aspects of the system
("limited by weakest link in the chain") →

System Performance Bottleneck

CMPE550 - Shaaban

Example: Determining the System Performance Bottleneck (ignoring I/O queuing delays)

- Assume the following system components:
 - 500 MIPS CPU
 - 16-byte wide memory system with 100 ns cycle time
 - 200 MB/sec I/O bus Main system I/O Bus
 - 20, 20 MB/sec SCSI-2 buses, with 1 ms controller overhead
 - 5 disks per SCSI bus: 8 ms seek, 7,200 RPMS, 6MB/sec (100 disks total)
|
5x20
- Other assumptions
 - All devices/system components can be used to 100% utilization
 - Average I/O request size is 16 KB — (i.e. $u = 1$)
 - I/O Requests are assumed spread evenly on all disks.
 - OS uses 10,000 CPU instructions to process a disk I/O request
 - Ignore disk/controller queuing delays. — (i.e. $u = 1$)
(Since I/O queuing delays are ignored here 100% disk utilization is allowed)
- What is the average IOPS? — i.e. I/O throughput
- What is the average I/O bandwidth?
- What is the average response time per IO operation?

Here: 1KBytes = 10^3 bytes, MByte = 10^6 bytes, 1 GByte = 10^9 bytes

Example: Determining the System I/O Bottleneck

(ignoring queuing delays)

- The performance of I/O systems is determined by the system component with the lowest performance (the system performance bottleneck):

Determining the system performance bottleneck

- CPU:** $(500 \text{ MIPS}) / (10,000 \text{ instructions per I/O}) = 50,000 \text{ IOPS}$
CPU time per I/O = $10,000 / 500,000,000 = .02 \text{ ms}$
- Main Memory:** $(16 \text{ bytes}) / (100 \text{ ns} \times 16 \text{ KB per I/O}) = 10,000 \text{ IOPS}$
Memory time per I/O = $1 / 10,000 = .1 \text{ ms}$
- I/O bus:** $(200 \text{ MB/sec}) / (16 \text{ KB per I/O}) = 12,500 \text{ IOPS}$
- SCSI-2:** $(20 \text{ buses}) / ((1 \text{ ms} + (16 \text{ KB}) / (20 \text{ MB/sec})) \text{ per I/O}) = 11,111 \text{ IOPS}$
SCSI bus time per I/O = $1 \text{ ms} + 16 / 20 \text{ ms} = 1.8 \text{ ms}$
- Disks:** $(100 \text{ disks}) / ((8 \text{ ms} + 0.5 / (7200 \text{ RPMS}) + (16 \text{ KB}) / (6 \text{ MB/sec})) \text{ per I/O}) = 6700 \text{ IOPS}$

T_{ser}

$$T_{disk} = (8 \text{ ms} + 0.5 / (7200 \text{ RPMS}) + (16 \text{ KB}) / (6 \text{ MB/sec}) = 8 + 4.2 + 2.7 = 14.9 \text{ ms}$$

Throughput:

- The disks limit the I/O performance to 6700 IOPS
- The average I/O bandwidth is $6700 \text{ IOPS} \times (16 \text{ KB/sec}) = 107.2 \text{ MB/sec}$
- Response Time Per I/O = $T_{cpu} + T_{memory} + T_{scsi} + T_{disk} = .02 + .1 + 1.8 + 14.9 = 16.82 \text{ ms}$**

Since I/O queuing delays are ignored here 100% disk utilization is allowed

CMPE550 - Shaaban

Here: 1KBytes = 10^3 bytes, MByte = 10^6 bytes, 1 GByte = 10^9 bytes

Example: Determining the I/O Bottleneck

Accounting for I/O Queue Time (M/M/m queue)

- Assume the following system components:

Here $m = 100$

- 500 MIPS CPU
- 16-byte wide memory system with 100 ns cycle time
- 200 MB/sec I/O bus Main system I/O Bus
- 20, 20 MB/sec SCSI-2 buses, with 1 ms controller overhead
- 5 disks per SCSI bus: 8 ms seek, 7,200 RPMS, 6MB/sec (100 disks)

- Other assumptions

- All devices used to 60% utilization (i.e $u = 0.6$).
- Treat the I/O system as an M/M/m queue.
- I/O Requests are assumed spread evenly on all disks.
- Average I/O size is 16 KB
- OS uses 10,000 CPU instructions to process a disk I/O request

Thus maximum utilization of any system component is fixed in question at $u = 0.6$ or 60%

i.e I/O throughput

- What is the average IOPS? What is the average bandwidth?
- Average response time per IO operation?

CMPE550 - Shaaban

Here: 1KBytes = 10^3 bytes, MByte = 10^6 bytes, 1 GByte = 10^9 bytes

Example: Determining the I/O Bottleneck

Accounting For I/O Queue Time (M/M/m queue)

- The performance of I/O systems is still determined by the system component with the lowest performance (the system performance bottleneck): Determining the system performance bottleneck

- CPU : $(500 \text{ MIPS}) / (10,000 \text{ instr. per I/O}) \times .6 = 30,000 \text{ IOPS}$
CPU time per I/O = $10,000 / 500,000,000 = .02 \text{ ms}$
- Main Memory : $(16 \text{ bytes}) / (100 \text{ ns} \times 16 \text{ KB per I/O}) \times .6 = 6,000 \text{ IOPS}$
Memory time per I/O = $1 / 10,000 = .1 \text{ ms}$
- I/O bus: $(200 \text{ MB/sec}) / (16 \text{ KB per I/O}) \times .6 = 12,500 \text{ IOPS}$
- SCSI-2: $(20 \text{ buses}) / ((1 \text{ ms} + (16 \text{ KB}) / (20 \text{ MB/sec})) \text{ per I/O}) \times .6 = 6,666.6 \text{ IOPS}$
SCSI bus time per I/O = $1 \text{ ms} + 16 / 20 \text{ ms} = 1.8 \text{ ms}$
- Disks: $(100 \text{ disks}) / ((8 \text{ ms} + 0.5 / (7200 \text{ RPMS}) + (16 \text{ KB}) / (6 \text{ MB/sec})) \text{ per I/O}) \times .6 = 6,700 \times .6 = 4020 \text{ IOPS}$

$$T_{ser} = (8 \text{ ms} + 0.5 / (7200 \text{ RPMS}) + (16 \text{ KB}) / (6 \text{ MB/sec}) = 8 + 4.2 + 2.7 = 14.9 \text{ ms}$$

- The disks limit the I/O performance to $r = 4020 \text{ IOPS}$ Throughput
- The average I/O bandwidth is $4020 \text{ IOPS} \times (16 \text{ KB/sec}) = 64.3 \text{ MB/sec}$
- $T_q = T_{ser} \times u / [m (1 - u)] = 14.9 \text{ ms} \times .6 / [100 \times .4] = .22 \text{ ms}$ Using expression for T_q for M/M/m from slide 36
- Response Time = $T_{ser} + T_q + T_{cpu} + T_{memory} + T_{scsi} =$**

$$14.9 + .22 + .02 + .1 + 1.8 = 17.04 \text{ ms}$$

Total System response time including CPU time and other delays

CMPE550 - Shaaban

Here: 1KBytes = 10^3 bytes, MByte = 10^6 bytes, 1 GByte = 10^9 bytes