Pipelining and Exploiting Instruction-Level Parallelism (ILP)

- Pipelining and Instruction-Level Parallelism (ILP).
- Definition of <u>basic instruction block</u>
- Increasing Instruction-Level Parallelism (ILP) & Size of Basic Block: Or exposing more ILP
 - Using Loop Unrolling

A Static Optimization Technique

- MIPS Loop Unrolling Example.
- Loop Unrolling Requirements.
- Classification of Instruction Dependencies
 - Data dependencies
 - Name dependencies
 - Control dependencies

In Fourth Edition: Chapter 2.1, 2.2 (In Third Edition: Chapter 3.1, 4.1) Dependency Analysis
 Dependency Graphs

Pipeline Hazard Condition = Dependency Violation

Pipelining and Exploiting Instruction-Level Parallelism (ILP)

- Instruction-Level Parallelism (ILP) exists when instructions in a sequence are independent and thus can be executed in parallel by overlapping.
 - Pipelining increases performance by overlapping the execution of independent instruction and thus evaluated U.D.in the code
 - independent instructions and thus <u>exploits ILP in the code</u>.
- Preventing <u>instruction dependency violations (hazards)</u> may result in stall cycles in a pipelined CPU increasing its CPI (reducing performance).
 - The CPI of a real-life pipeline is given by (assuming ideal memory):

Pipeline CPI = Ideal Pipeline CPI + Structural Stalls + RAW Stalls + WAR Stalls + WAW Stalls + Control Stalls

- Programs that have <u>more ILP</u> (fewer dependencies) tend to <u>perform</u> <u>better</u> on pipelined CPUs.
 - More ILP mean fewer instruction dependencies and thus fewer stall cycles needed to prevent instruction dependency violations *i.e hazards*

Dependency Violation = Hazard

In Fourth Edition Chapter 2.1 (In Third Edition Chapter 3.1)

 $T = I \times CPI \times C$

#2 Fall 2014 lec#3 9-10-2014

| Instruction-Level Parallelism (ILP) Example | | | | | | |
|---|---|-------------|-------------------------|--|-------------------|-----------|
| Given the | Given the following two code sequences with three instructions each: | | | | | |
| Higher ILP | Program Order | 1 2 3 | ADD.D ADD.D ADD.D | F2, F4, F6 F10, F6, F8 F12, F12, F14 | Dependen Graph | cy 1 2 |
| The inst Thus the parallel This co | The instructions in the first code sequence above have no dependencies between the instructions. 3 Thus the three instructions are said be independent and can be executed in parallel or in any order (re-ordered). Independent or parallel instructions. (no dependencies exist): High ILP This code sequence is said to have a high degree of ILP. Independencies exist): High ILP | | | | | |
| Lower ILP | Program Order | 1 2 3 | ADD.D ADD.D ADD.D | F2, F4, F6 F10, F2, F8 F12, F10, F2 | Depender Graph | |
| The instructions in the second code sequence above have three data dependencies among them. Instruction 2 depends on instruction 1 Instruction 3 depends on both instructions 1 and 2 | | | | | | |
| Thus the instructions in the sequence are not independent and cannot be executed in parallel Thus the three instructions are said be independent and thus can be executed in parallel and their order cannot be changed with causing incorrect execution. | | | | | | |
| This code sequence is said to have a lower degree of ILP. More on dependency analysis and dependency graphs later in the lecture #3 Fall 2014 lec#3 9-10-2014 | | | | | | |

Basic Instruction Block

A basic instruction block is a straight-line code sequence with no branches in, except at the entry point, and no branches out except at the exit point of the sequence. Start of Basic Block Basic :: Block

- Example: Body of a loop.

End of Basic Block

- Branch (out) The amount of instruction-level parallelism (ILP) in a basic block is limited by instruction dependence present and size of the basic block. 1
- In typical integer code, dynamic branch frequency is about 15% (resulting average basic block size of about 7 instructions).
- Any static technique that <u>increases the average size of basic</u> blocks which increases the amount of exposed ILP in the code and provide more instructions for static pipeline scheduling by the compiler possibly eliminating more stall cycles and thus improves pipelined CPU performance.
 - Loop unrolling is one such technique that we examine next

In Fourth Edition Chapter 2.1 (In Third Edition Chapter 3.1)

Dynamic = At run time

#4 Fall 2014 lec#3 9-10-2014

CMPE550 - Shaaban

::

Basic Blocks/Dynamic Execution Sequence (Trace) Example

Static Program Order

> A B

D

Η

← Start



• The outcomes of branches determine the basic block dynamic execution sequence or <u>trace</u>



#5 Fall 2014 lec#3 9-10-2014

Increasing Instruction-Level Parallelism (ILP)

- A common way to increase parallelism among instructions is to exploit parallelism among iterations of a loop i.e independent or parallel loop iterations
 - (i.e Loop Level Parallelism, LLP). Or Data Parallelism in a loop
- This is accomplished by <u>unrolling the loop</u> either statically by the compiler, or dynamically by hardware, which <u>increases the size of the basic block</u> present. This resulting larger basic block provides <u>more instructions</u> that can be <u>scheduled</u> or re-ordered by the compiler to eliminate more stall cycles.
- In this loop every iteration can overlap with any other iteration. Overlap within each iteration is minimal.

→ Example:

for (i=1; i<=1000; i=i+1;)

Independent (parallel) loop iterations: A result of high degree of data parallelism 4 vector instructions:

Load Vector X Load Vector Y Add Vector X, X, Y Store Vector X

- In vector machines, utilizing vector instructions is an important alternative to exploit loop-level parallelism,
- Vector instructions operate on a number of data items. The above loop would require just four such instructions.

(potentially)

x[i] = x[i] + y[i];

In Fourth Edition Chapter 2.2 (In Third Edition Chapter 4.1)



| MIPS FP Latency Assumptions Used | | | | | | |
|--|--|---------------------------|--------------------------------------|--|--|--|
| | In | Chapter 2.2 | For Loop Unrolling Example | | | |
| • All FP units assumed to be pipelined. | | | | | | |
| • T] | he following FP opera i.e fo <u>llowed in</u> | ntions latencies are used | l: (or Number of Stall Cycles) | | | |
| i.e 4 execution | InstructionInstructionProducing ResultUsing Result | | Latency In Clock Cycles | | | |
| (EX) cycles for FP instructions | FPALU Op Another FPALU Op | | 3 | | | |
| | FP ALU Op | Store Double | 2 | | | |
| | Load Double | FP ALU Op | 1 | | | |
| | Load Double | Store Double | 0 | | | |
| Other Assumptions: - Branch resolved in decode stage, Branch penalty = 1 cycle - Full forwarding is used - Single Branch delay Slot | | | | | | |
| In Fourth Edition | In Fourth Edition Chapter 2.2 (In Third Edition Chapter 4.1) | | | | | |



| | Cycle | Loop unrolled 4 times | Loop Unroll | ing Example (continued) | | |
|-------------------------------|---|--|--------------------------------|--|--|--|
| Itera | tion | No scheduling | New Ba | asic Block Size = 14 Instructions | | |
| r'ı | Loop:1 L.D | F0.0(R1) | • The resulting | loop code when four copies of the | | |
| | 2 Stall | 1 0, 0(111) | loop body are | e unrolled without reuse of registers. | | |
| 1 | 3 AD | D.D F4, F0, F2 | • The size of th | he basic block increased from 5 | | |
| | 4 Stall | | | | | |
| | 5 Stall | | mstructions i | | | |
|) í | 6 SD | F4,0(R1); | drop DADDUI & BNE | | | |
| $\left[\right]$ | 7 LD | F6, -8(R1) | | Three branches and three | | |
| | 8 Stall 9 A D | DD EQ E4 E9 | | decrements of R1 are eliminated. | | |
| 2 | 10 Stall | DD F0, F0, F2 | | | | |
| | 11 Stall | $\mathbf{E}0 0 (\mathbf{D}1)$ | | I and stare addresses are | | |
| | 12 SD | $F\delta, -\delta(KI), ;$ | ; drop DADDUI & BNE | show and to allow DADDU | | |
| | 13 LD 14 Stall | F10, -16(R1) | | changed to allow DADDUI | | |
| | 14 Stan 15 AD | DD F12 F10 F2 | | instructions to be merged. | | |
| 3 | 16 Stall | <i>DD</i> 112,110,12 |] | Performance: | | |
| | 17 Stall | $E_{10} = 1 (D_{1})$ | | The unrolled loop runs in 28 cycles | | |
| L J | 18 SD | F12, -10(R1); | drop DADDUI & BNE | assuming each L.D has 1 stall | | |
| $\left[\right]$ | 19 LD | F14, -24 (R1) | | cycle_each ADD D_has 2 stall | | |
| | 20 Stan 21 ADI | DD F16, F14, F2 | | evolog the DADDIU 1 stell the | | |
| 4 | 22 Stall | | 28/4 -7 Cycles | cycles, the DADDOI 1 stan, the | | |
| | 23 Stall | F16 74(D1) | 20/4 =/ Cycles ner original | branch I stall cycle, or $28/4 = 7$ | | |
| ιJ | 24 SD | Г10, -24(K1) DDII D1 D1 Л 2 | , iteration | cycles to produce each of the four | | |
| | 25 DA 26 Stall | $\mathbf{V}\mathbf{U}\mathbf{U}\mathbf{I} \mathbf{K}\mathbf{I}, \mathbf{K}\mathbf{I}, \# \mathbf{-5}\mathbf{I}$ | 2 | elements. | | |
| | 27 BNI | E R1, R2, Loop | | i.e 7 cycles for each original iteration | | |
| | 28 Stall | , , _ · · r | (Degulting stalls at | | | |
| In Fourth Edition Chapter 2.2 | | | | | | |
| (In Th | (In Third Edition Chapter 4.1) I.e. Unrolled four times | | | | | |

| Loop Unrolling Example (continued) Basic Block size = 14 instructions vs. 5 (no unrolling) | | | | | |
|--|--|---|---|---|---|
| When scheduled for pipeline | | | The execution has dropped to clock cycles pe | time of the loo 14 cycles, or 1 r element | p $14/4 = 3.5$ i.e 3.5 cycles for each original iteration |
| | L.D L.D ADD.D ADD.D ADD.D ADD.D S.D S.D S.D DADDUI S.D | F6,-8 (R1) F10, -16(R1) F14, -24(R1) F4, F0, F2 F8, F6, F2 F12, F10, F2 F16, F14, F2 F4, 0(R1) F8, -8(R1) R1, R1,# -32 F12, 16(R1),F1 | compared to 7 before scheduling and 6 when scheduled but unrolled. Speedup = 6/3.5 = 1.7 Unrolling the loop exposed more computations that can be scheduled to minimize stalls by increasing the size of the basic block from 5 instructions in the original loop to 14 instructions in the unrolled loop. Larger Basic Block → More ILP | | |
| n Fourth Edition Cha n Third Edition Cha | BNE S.D apter 2.2 apter 4.1) In bra | R1,R2, Loop F16, 8(R1), F16 | 5 ; 8-32 = -24 | -16 14/4 = 3.5 Cycles CMPE550 | per original iteration - Shaaban |

Loop Unrolling Benefits & Requirements

- Loop unrolling improves performance in two ways:
- Larger basic block size: More instructions to schedule and thus possibly more stall cycles are eliminated. More ILP exposed due to larger basic block
- **Fewer instructions executed:** Fewer branches and loop maintenance instructions executed
- From the loop unrolling example, the following guidelines where followed:
 - Determine that unrolling the loop would be useful by finding that the loop iterations where independent.
 - Determine that it was legal to move S.D after DADDUI and BNE; find the correct S.D offset.
 - <u>Use different registers (rename registers)</u> to avoid constraints of using the same registers (WAR, WAW). More registers are needed.
 - **<u>Eliminate extra tests and branches</u>** and adjust loop maintenance code.
 - Determine that loads and stores can be interchanged by observing that they are independent from different loops.
 - <u>Schedule the code</u>, preserving any dependencies needed to give the same result as the original code. CMPE550 - Shaaban

In Fourth Edition Chapter 2.2 (In Third Edition Chapter 4.1)

Instruction Dependencies

- Determining instruction dependencies (<u>dependency analysis</u>) is important for pipeline scheduling and to determine the amount of instruction level parallelism (ILP) in the program to be exploited.
- <u>Instruction Dependency Graph:</u> A directed graph where graph nodes represent instructions and graph edges represent instruction dependencies.
- If two instructions are <u>independent</u> or <u>parallel</u> (no dependencies between them exist), they can be executed simultaneously in the pipeline without causing stalls (no pipeline hazards); assuming the pipeline has sufficient resources (no hardware hazards).
- Instructions that are dependent are not parallel and cannot be reordered by the compiler or hardware. Otherwise incorrect execution results



(True) Data Dependence

- Instruction i precedes instruction j in the program sequence or order
- Instruction *i* produces a result used by instruction *j*,
 - Then instruction j is said to be data dependent on instruction i

AKA Data Flow Dependence

• Changing the relative execution order of i, j violates this data dependence and results in in a RAW hazard and incorrect execution.





Instruction Name Dependencies

- A name dependence occurs when two instructions use (share) the same <u>register</u> or <u>memory location</u>, called <u>a name</u>.
- No flow of data exist between the instructions involved in the name dependency (i.e. no producer/consumer relationship)
- If instruction *i* precedes instruction *j* in program order then two types of name dependencies can exist:

The Two Types of Name Dependence:

- An <u>anti-dependence</u> exists when j writes to the same register or memory location that instruction i reads
 - <u>Anti-dependence violation:</u> Relative read/write order is changed
 - This results in a <u>WAR</u> hazard and thus the relative instruction read/write and execution order must preserved.

- An <u>output or (write) dependence</u> exists when instruction *i* and *j* write to the same register or memory location (i.e the same name)

- Output-dependence violation: Relative write order is changed
 - This results in a <u>WAW</u> hazard and thus instruction write and execution order must be preserved

In Fourth Edition Chapter 2.1 (In Third Edition Chapter 3.1)

I

..

J

Program

Order

Name: Register or Memory Location

Name Dependence Classification: <u>Anti-Dependence</u>

- Instruction i precedes instruction j in the program sequence or order
- Instruction *i* reads a value from a name (register or memory location)
- Instruction *j* writes a value to the same name (same <u>register</u> or <u>memory location</u> read by i)
 - Then instruction j is said to be anti-dependent on instruction i
- Changing the relative execution order of i, j violates this name dependence and results in a WAR hazard and incorrect execution.
- This name dependence can be eliminated by "renaming" the shared name.



Name Dependence Classification: Output (or Write) Dependence

 $I \longrightarrow J$

- Instruction i precedes instruction j in the program sequence or order
- Both instructions *i*, *j* write to the same name (same <u>register</u> or <u>memory location</u>)
 - Then instruction j is said to be output-dependent on instruction i
- Changing the relative execution order of i, j violates this name dependence and results in a WAW hazard and incorrect execution.
- This name dependence can also be eliminated by "renaming" the shared name.



Instruction Dependence Example

• For the following code identify all data and name dependence between instructions and give the dependency graph

| | 1 | L.D | F0, 0 (R1) |
|---|---|-------|------------|
| | 2 | ADD.D | F4, F0, F2 |
| | 3 | S.D | F4, 0(R1) |
| | 4 | L.D | F0, -8(R1) |
| • | 5 | ADD.D | F4, F0, F2 |
| | 6 | S.D | F4, -8(R1) |

True Data Dependence:

Instruction 2 depends on instruction 1 (instruction 1 result in F0 used by instruction 2), Similarly, instructions (4,5)

Instruction 3 depends on instruction 2 (instruction 2 result in F4 used by instruction 3) Similarly, instructions (5,6)

Name Dependence:

Output Name Dependence (WAW):

Program Order

Instruction 1 has an output name dependence (WAW) over result register (name) F0 with instructions 4 Instruction 2 has an output name dependence (WAW) over result register (name) F4 with instructions 5

Anti-dependence (WAR):

Instruction 2 has an anti-dependence with instruction 4 over register (name) F0 which is an operand of instruction 1 and the result of instruction 4

Instruction 3 has an anti-dependence with instruction 5 over register (name) F4 which is an operand of instruction 3 and the result of instruction 5

#19 Fall 2014 lec#3 9-10-2014



Instruction Dependence Example

From The Code to the left: In the unrolled loop, using the True Data Dependence (RAW) Examples: same registers results in name Register **Instruction 2 ADD.D F4. F0. F2** Renaming (green) and data tendencies (red) Done depends on instruction 1 F0, 0 (R1) L.D (instruction 1 result in F0 used by instruction 2) Similarly, instructions (4,5) (7,8) (10,11)Loop: L.D F0, 0 (R1) 1 **Instruction 3** S.D F4. 0(R1) ADD.D F4. F0. F2 2 depends on instruction 2 ADD.D F4, F0, F2 F^{4} , 0(R1) S.D (instruction 2 result in F4 used by instruction 3) 3 Similarly, instructions (5,6) (8,9) (11,12) **F0, -8(R1)** L.D 4 F4, F0, F2 ADD.D 5 Name Dependence (WAR, WAW) Examples F4, -8(R1) S.D 6 **Output Name Dependence (WAW) Examples:** L.D **F0. -16(R1)** 7 **Instruction 1** L.D F0, 0 (R1) F4, F0, F2 ADD.D has an output name dependence (WAW) over result register 8 (name) F0 with instructions 4, 7, 10 F4, -16 (R1) S.D 9 FQ, -24 (R1) L.D Anti-dependence (WAR) Examples: 10 **Instruction 2** ADD.D F4, F0, F2 ADD.D F4, F0, F2 11 has an anti-dependence (WAR) with F4, -24(R1) S.D F0, 0 (R1) L.D instruction 4 12 over register (name) F0 which is an operand of instruction 1 DADDUI **R1**, **R1**, # -32 13 and the result of instruction 4 **R1, R2, Loop BNE** Similarly, an anti-dependence (WAR) over F0 exists 14 between instructions (5,7) (8,10)

In Fourth Edition Chapter 2.2 (In Third Edition Chapter 4.1)

#21 Fall 2014 lec#3 9-10-2014

CMPE550 - Shaaban

Program Order

No



Program Order

#22 Fall 2014 lec#3 9-10-2014

Control Dependencies

- Control dependence determines the <u>ordering of an instruction with respect to a branch</u> (control) instruction.
- Every instruction in a program except those in the very first basic block of the program is control dependent on some set of branches.
- 1. An instruction which is control dependent on a branch <u>cannot be moved before the</u> <u>branch</u> so that its execution is <u>no longer controlled by the branch</u>.
- 2. An instruction which is <u>not control dependent</u> on the branch <u>cannot be moved</u> so that its execution is <u>controlled by the branch</u> (in the then portion).
 - \rightarrow Both scenarios lead a control dependence violation (control hazard).
- It's possible in some cases to violate these constraints and still have correct execution.
- Example of control dependence in the then part of an if statement:

In Fourth Edition Chapter 2.1 (In Third Edition Chapter 3.1) If p2 { Conditional branch If p2 { Control Dependence Violation = Control Hazard Conditional branch Control Dependence Violation = Control Hazard Control Dependence Violation = Control Hazard Control Dependence Violation = Control Hazard

#23 Fall 2014 lec#3 9-10-2014

Control Dependence Example

The unrolled loop code with the intermediate branches still in place is shown here. \longrightarrow

Branch conditions are complemented here (BEQ instead of BNE, except last one) to allow the fall-through to execute another loop.

BEQ instructions prevent the overlapping of iterations for scheduling optimizations. (4 <u>basic blocks B0-B3 ea</u>ch 5 instructions)

Due to control dependencies

Moving the instructions requires a change in the control dependencies present.

Removing the intermediate branches changes (removes) the internal control dependencies present increasing basic block size (to 14) and <u>makes more optimizations (reordering) possible.</u>

As seen previously in the loop unrolling example

B0 – B3: Basic blocks, 5 instructions each

| Loop: | L.D | F0, 0 (R1) |
|-----------|---------------------|---------------------|
| | ADD.D | F4, F0, F2 |
| B0 | S.D | F4,0 (R1) |
| | DADDUI | R1, R1, # -8 |
| , | BEQ | R1, R2, exit |
| | CLD | F6, 0 (R1) |
| | ADD.D | F8, F6, F2 |
| B1 | S.D | F8, 0 (R1) |
| | DADDUI | R1, R1, # -8 |
| | BEQ | R1, R2, exit |
| | Γ <mark>Ľ</mark> .D | F10, 0 (R1) |
| | ADD.D | F12, F10, F2 |
| B2 | S.D | F12,0 (R1) |
| | DADDUI | R1, R1, # -8 |
| | BEQ | R1, R2,exit |
| | ΓĽ D | F14, 0 (R1) |
| | ADD.D | F16, F14, F2 |
| B3 | S.D | F16, 0 (R1) |
| | DADUI | R1, R1, # -8 |
| | LBNĚ | R1, R2,Loop |
| exit: | CMDF54 | 50 - Shaahan |
| | | |

#24 Fall 2014 lec#3 9-10-2014