Scalable Cache Coherent Systems

- Scalable distributed shared memory machines Assumptions:
 - Processor-Cache-Memory nodes connected by scalable network.
- NUMA SAS
- Distributed shared physical address space.
 - Communication assist (CA) must interpret network transactions, forming shared address space. Hardware-supported SAS
- For such a system with distributed shared physical address space:
 - A cache miss must be <u>satisfied transparently</u> from <u>local</u> or <u>remote</u> <u>memory</u> depending on address.
 - By its normal operation, cache <u>replicates</u> data locally resulting in a potential <u>cache coherence problem</u> between local and remote copies of data.
 - <u>Thus:</u> A coherency solution must be in place for correct operation.
- Standard bus-snooping protocols studied earlier <u>do not apply</u> for <u>lack</u> <u>of a bus</u> or a broadcast medium to snoop on.
- For this type of system to be scalable, in addition to network <u>latency</u> and <u>bandwidth</u> scalability, the <u>cache coherence protocol</u> or solution used must also <u>scale</u> as well.

PCA Chapter 8

#1 lec # 11 Fall 2015 12-1-2015

Functionality Expected In A Cache Coherent System

- Provide a set of states, a state transition diagram, and actions representing the cache coherence protocol used.
- Manage coherence protocol:
 - (0) Determine when to invoke the coherence protocol
 - (a) Find source of information about state of cache line in other caches
 - Whether need to communicate with other cached copies
 - (b) Find out the location or locations of other (shared) copies if any.
- (0) is done the same way on all cache coherent systems:
 - State of the local cache line is maintained in the cache.
 - Protocol is invoked if an "access fault" occurs on the cache block or line.
- Different approaches are distinguished by (a) to (c).

#2 lec # 11 Fall 2015 12-1-2015



Scalable Cache Coherence

- A scalable cache coherence approach may have similar cache line states and state transition diagrams as in bus-based coherence protocols.
- However, different additional mechanisms other than broadcasting must be devised to manage the coherence

protocol.

i.e to meet coherence functionality requirements a-c

Three possible approaches:

- <u>Approach #1:</u> Hierarchical Snooping.
- <u>Approach #2:</u> Directory-based cache coherence.

CMPE655 - Shaaban

#4 lec # 11 Fall 2015 12-1-2015

<u>Approach #3:</u> A combination of the above two approaches.

Approach #1: Hierarchical Snooping

- Extend snooping approach: A hierarchy of broadcast media:
 - Tree of buses or rings (KSR-1).
 - Processors are in the bus- or ring-based multiprocessors at the leaves.
 - Parents and children connected by two-way snooping interfaces:
 - <u>Snoop both buses</u> and propagate relevant transactions.
 - Main memory may be centralized at root or distributed among leaves.
- Issues (a) (c) handled similarly to bus, but not full broadcast.
 - Faulting processor sends out "search" bus transaction on its bus.
 - Propagates up and down hierarchy based on snoop results.
- Problems:
 - <u>High latency:</u> multiple levels, and snoop/lookup at every level.
 - Bandwidth bottleneck at root.
- This approach has, for the most part, been abandoned.
- (a) Find source of information about state of cache line in other caches•Whether need to communicate with other cached copies
- (b) Find out the location or locations of other (shared) copies if any.
- (c) Communicate with those copies (<u>invalidate/update</u>).



Hierarchical Snoopy Cache Coherence

Simplest way: hierarchy of buses; snoop-based coherence at each level.

- or rings.
- Consider buses. Two possibilities:
 - (a) All main memory at the global (B2) bus. UMA

(b) Main memory distributed among the clusters of SMP nodes. **NUMA**



#6 lec # 11 Fall 2015 12-1-2015

Bus Hierarchies with Centralized Memory



B1 follows standard snoopy protocol.

Need a monitor per B1 bus:

- Decides what transactions to pass back and forth between buses.
- Acts as a filter to reduce bandwidth needs.

Use L2 (or L3) cache:

- Much larger than L1 caches (set associative). <u>Must maintain</u> <u>inclusion</u>.
- Has dirty-but-stale bit per line.
- L2 (or L3) cache can be DRAM based, since fewer references get to it.

#7 lec # 11 Fall 2015 12-1-2015

Bus Hierarchies with Centralized Memory Advantages and Disadvantages

• Advantages:

- Simple extension of bus-based scheme.
- Misses to main memory require single traversal to root of hierarchy.
- Placement of shared data is not an issue.
 - One centralized memory

Disadvantages:

- Misses to local data also traverse hierarchy.
 - Higher traffic and latency.
- Memory at global bus must be <u>highly interleaved</u> for bandwidth.



Bus Hierarchies with Distributed Memory



System bus or coherent point-to-point link (e.g. coherent HyperTransport, or QPI)

- Main memory distributed among clusters of SMP nodes.
 - Cluster is a full-fledged bus-based machine, memory and all.
 - Automatic scaling of memory (each cluster brings some with it).
 - Good placement can reduce global bus traffic and latency.
 - But latency to far-away memory is larger. (NUMA)

As expected in NUMA systems

CMPE655 - Shaaban

#9 lec **# 11** Fall 2015 12-1-2015

Scalable Approach #2: Directories

- A directory is composed of a number of directory entries.
- Every <u>memory block</u> has an associated <u>directory entry</u>:
- Directory Functionality
- Keeps track of the nodes or processors that have cached copies of the memory block and their states.
- On a miss (0) invoke coherence protocol, (a) <u>find directory entry</u>,
 (b) <u>look it up</u>, and (c) <u>communicate only with the nodes that</u> <u>have copies</u> if necessary.



- In scalable networks, communication with directory and nodes that have copies is through *network transactions*.
- A number of alternatives exist for organizing directory information.

Next →

CMPE655 - Shaaban

#10 lec # 11 Fall 2015 12-1-2015





Distributed, Flat, Memory-based Schemes

- All info about copies of a memory blocks co-located with block itself at home node (directory node of block).
 - Works just like centralized scheme, except distributed.
- Scaling of performance characteristics:
 - Traffic on a write: proportional to number of sharers.
 - Latency on a write: Can issue invalidations to sharers in parallel.
- Scaling of storage overhead:
 - Simplest representation: <u>Full-Map (*full bit vector*)</u>, i.e. one presence bit per node: P presence bits, 1 dirty bit per block directory entry.
 - Storage overhead doesn't scale well with P; a 64-byte cache line implies:
 - 64 nodes: 65/(64 x 8) = 12.7% overhead.
 - 256 nodes: 50% overhead.; 1024 nodes: 200% overhead.
 - For M memory blocks in memory, storage overhead is proportional to P*M
- Examples: SGI Origin, Stanford DASH.





P= **N** = **Number of Processors**

Basic Operation of Distributed, Flat, Memory-based Directory



- (b) Get directory info (entry) from home node (e.g owner, sharers)
- (c) Protocol actions: Communicate with other nodes as needed

Requesting

#14 lec # 11 Fall 2015 12-1-2015

Reducing Storage Overhead of Distributed Memory-based Directories

• **Optimizations for full bit vector schemes:** (Full Map)

- Increase cache block size (reduces storage overhead proportionally)
- Use multiprocessor (SMP) nodes (one presence bit per multiprocessor node, not per processor)
- still scales as P*M, but not a problem for all but very large machines
 - 256-processors, 4 per node, 128 Byte block : 6.25% overhead.

• <u>Limited Directories:</u> Addressing entry width P

- Observation: most blocks cached by only few nodes.
- Don't have a bit per node, but directory entry contains a few pointers to sharing nodes (each pointer has log₂ P bits, e.g P=1024 => 10 bit pointers).
- Sharing patterns indicate a few pointers should suffice (five or so)
- Need an <u>overflow strategy</u> when there are <u>more sharers</u>.
- Storage requirements: O(M log₂ P).
- Reducing "height": addressing the M term
 - Observation: number of memory blocks >> number of cache blocks
 - Most directory entries are useless at any given time
 - Organize directory as a cache, rather than having one entry per memory block.

Distributed, Flat, Cache-based Schemes

- How they work:
 - Memory block at home node only holds pointer to rest of directory info (start of chain or linked list of sharers).
 - Distributed linked list of copies, weaves through caches:
 - Cache tag has pointer, points to next cache with a copy (sharer).
 - On read, add yourself to head of the list.
 - On write, propagate chain of invalidations down the list.



Scaling Properties of Cache-based Schemes

- <u>Traffic on write:</u> proportional to number of sharers.
- <u>Latency on write:</u> proportional to number of sharers.
 - Don't know identity of next sharer until reach current one
 - also assist processing at each node along the way.
 - (even reads involve more than one other communication assist: home and first sharer on list)
- **<u>Storage overhead:</u>** quite good scaling along both axes
 - Only one head pointer per memory block
 - rest of storage overhead is proportional to cache size.
 - Not total number of memory blocks, M

- Other properties:
 - Good: mature, IEEE Standard (SCI), fairness.
 - <u>Bad:</u> complex.

#17 lec # 11 Fall 2015 12-1-2015

Distributed Hierarchical Directories

- Directory is a hierarchical data structure:
 - Leaves are processing nodes, internal nodes just directories.
 - Logical hierarchy, not necessarily physical (can be embedded in general network).
- Potential bandwidth bottleneck at root.



(a) How to Find Directory Information

- <u>Centralized memory and directory:</u> Easy: go to it
 - But not scalable.
- Distributed memory and directory:
 - <u>Flat schemes:</u>
 - Directory distributed with memory: <u>at the cache block *home node*</u>.
 - Location based on address: network transaction sent directly to home.
 - <u>Hierarchical schemes:</u>
 - Directory organized as a hierarchical data structure.
 - Leaves are processing nodes, internal nodes have only directory state.
 - Node's directory entry for a block says whether each subtree caches the block
 - To find directory info, send "search" message up to parent
 - Routes itself through directory lookups.
 - Similar to hierarchical snooping, but point-to-point messages are sent between children and parents.
- (a) Find source of info (e.g. home node directory)
- (b) Get directory information (e.g owner, sharers)
- (c) Protocol actions: Communicate with other nodes as needed

#19 lec # 11 Fall 2015 12-1-2015

How Is Location of Copies Stored?

- Hierarchical Schemes:
 - Through the hierarchy.
 - Each directory has presence bits for its children (subtrees), and dirty bit.

Flat Schemes:

- Varies a lot (memory-based vs. Cache-based).
- Different storage overheads and performance characteristics.
- <u>Memory-based schemes:</u>
 - Info about copies stored at the home node with the memory block.
 - Examples: Dash, Alewife, SGI Origin, Flash.
- <u>Cache-based schemes:</u>
 - Info about copies distributed among copies themselves.
 - Via linked list: Each copy points to next.
 - Example: Scalable Coherent Interface (SCI, an IEEE standard).
- (a) Find source of info (e.g. home node directory)
- (b) Get directory information (e.g owner, sharers)
- (c) Protocol actions: Communicate with other nodes as needed

#20 lec # 11 Fall 2015 12-1-2015

Summary of Directory Organizations

Flat Schemes:

- Issue (a): finding source of directory data:
 - Go to home node, based on address.
- Issue (b): finding out where the copies are.
 - <u>Memory-based:</u> all info is in directory at home node .
 - <u>Cache-based:</u> home has pointer to first element of distributed linked list.
- Issue (c): communicating with those copies.
 - <u>Memory-based:</u> point-to-point messages.
 - Can be multicast or overlapped.
 - <u>Cache-based:</u> part of point-to-point linked list traversal to find them.
 - Serialized.

Hierarchical Schemes:

- All three issues through sending messages up and down tree.
- No single explicit list of sharers.
- Only direct communication is between parents and children.

#21 lec # 11 Fall 2015 12-1-2015

Summary of Directory Approaches

- <u>Directories offer scalable coherence on general networks.</u>
 No need for broadcast media.
- Many possibilities for organizing directories and managing protocols.
- Hierarchical directories not used much.
 - High latency, many network transactions, and bandwidth bottleneck at root.
- Both memory-based and cache-based distributed flat schemes are alive:
 - For memory-based, full bit vector suffices for moderate scale.
 - Measured in nodes visible to directory protocol, not processors.

#22 lec # 11 Fall 2015 12-1-2015

Approach #3: A Popular Middle Ground **Two-level "Hierarchy"**

e.g. Snooping + Directory

- Individual nodes are multiprocessors, connected nonhierarchically.
 - e.g. mesh of SMPs.

Example

- Coherence across nodes is directory-based.
 - Directory keeps track of nodes, not individual processors.
- **Coherence within nodes is snooping or directory.**
 - Orthogonal, but needs a good interface of functionality.
- Examples:
 - Convex Exemplar: directory-directory.
 - Sequent, Data General, HAL: directory-snoopy.

Example Two-level Hierarchies



#24 lec # 11 Fall 2015 12-1-2015

Advantages of Multiprocessor Nodes

- Potential for cost and performance advantages:
 - Amortization of node fixed costs over multiple processors
 - Applies even if processors simply packaged together but not coherent.
 With good mapping/data allocation
 - Can use commodity SMPs.
 - <u>Less nodes for directory to keep track of.</u>
 - Much communication may be contained within node (cheaper).
 - Nodes can prefetch data for each other (fewer "remote" misses).
 - Combining of requests (like hierarchical, only two-level).
 - Can even share caches (overlapping of working sets).
 - **Benefits depend on sharing pattern (and mapping):**
 - Good for widely read-shared: e.g. tree data in Barnes-Hut
 - Good for nearest-neighbor, if properly mapped
 - Not so good for all-to-all communication.

CMPE655 - Shaaban

Than going the network

Disadvantages of Coherent MP Nodes

- Memory Bandwidth shared among processors in a node:
 - Fix: Each processor has own memory (NUMA)
- Bus increases latency to local memory.
 - Fix: Use point-to-point interconnects

(e.g HyperTransport). Or crossbar-based SGI Origin 2000

- With local node coherence in place, a CPU typically must wait for local snoop results before sending remote requests.
- Bus snooping at remote nodes also increases delays there too, increasing latency and reducing bandwidth.
- <u>Overall, may hurt performance if sharing patterns don't</u> <u>comply with system architecture.</u>

MP = **Multiprocessor**

Non-Uniform Memory Access (NUMA) Example: AMD 8-way Opteron Server Node

