


# The Motorola 68230 Parallel Interface Timer (PI/T)


- A general purpose Parallel Interface and Timer, PI/T chip that offer several *very complex* modes of operation.

**Port A**

**Port B**



**EECC250 - Shaaban**





# 68230 Registers Address Equates


<b>PIT</b>	<b>EQU</b>	<b>\$0FF000</b>	<b>Base Address of PI/T</b>
<b>PGCR</b>	<b>EQU</b>	<b>PIT</b>	<b>Address of Port General Control Register</b>
<b>PSRR</b>	<b>EQU</b>	<b>PIT+2</b>	<b>Port service request register</b>
<b>PADDR</b>	<b>EQU</b>	<b>PIT+4</b>	<b>Data direction register A</b>
<b>PBDDR</b>	<b>EQU</b>	<b>PIT+6</b>	<b>Data direction register B</b>
<b>PACR</b>	<b>EQU</b>	<b>PIT+\$0C</b>	<b>Port A control register</b>
<b>PBCR</b>	<b>EQU</b>	<b>PIT+\$0E</b>	<b>Port B control register</b>
<b>PADR</b>	<b>EQU</b>	<b>PIT+\$10</b>	<b>Port A data register</b>
<b>PBDR</b>	<b>EQU</b>	<b>PIT+\$12</b>	<b>Port B data register</b>
<b>PSR</b>	<b>EQU</b>	<b>PIT+\$1A</b>	<b>Port status register</b>
<b>TCR</b>	<b>EQU</b>	<b>PIT+\$20</b>	<b>Timer control register</b>
<b>TSR</b>	<b>EQU</b>	<b>PIT+\$34</b>	<b>Timer status register</b>

# 68230 Parallel I/O


## Input Handshake Timing



# 68230 Parallel I/O Output Handshake Timing



# 68230 Parallel I/O Data Latching/Buffering



**EECC250 - Shaaban**

# 68230 PIT Parallel I/O Modes

- **Mode 0**
  - **Unidirectional 8-bit, separate PA & PB**
    - **Submode 00 - Double Buffered in, Single Buffered out**
    - **Submode 01 - Non-Latched in, Double Buffered out**
    - **Submode 1X - Non-Latched in, Single Buffered out**
- **Mode 1**
  - **Unidirectional 16-bit, combined PA**
    - **Submode X0 - Double Buffered (DB) in, Single Buffered out**
    - **Submode X1 - Non-latched (NL) in, Double Buffered (DB) out**
- **Mode 2**
  - **Bidirectional 8-bit, separate PA & PB**
    - **Port A - NL in, SB out (No handshake, unidirectional per bit)**
    - **Port B - DB bidirectional (H1, H2 for output & H3, H4 for input)**
- **Mode 3**
  - **Bidirectional 16-bit, combined PA & PB**
    - **PA & PB - DB bidirectional (H1, H2 for output & H3, H4 for input)**

# Format of Port General Control Register PGCR

PGCR7	PGCR6	PGCR5	PGCR4	PGCR3	PGCR2	PGCR1	PGCR0
Port Mode Control		H34	H12	H4	H3	H2	H1
00	Mode 0	Enable	Enable	sense	sense	sense	sense
01	Mode 1						
10	Mode 2	0	Disable			0	Active low
11	Mode 3	1	Enable			1	Active high

**Example:**

**PGCR = %00110000**

**Means:**

**Mode 0, Unidirectional 8-bit, separate PA & PB  
Both H34 and H12 handshaking enabled  
H4-H4 active low**

**EECC250 - Shaaban**



# PACR Format of Port A Control Register in Mode 0

PACR7	PACR6	PACR5	PACR4	PACR3	PACR2	PACR1	PACR0
<b>Submode:</b>		<b>H2 Control</b>			<b>H2 Interrupt</b>	<b>H1 Control</b>	
<b>00</b>	<b>submode 0</b>	<b>0xx</b>	<b>Edge-sensitive input</b>		<b>0 Disabled 1 Enabled</b>	<b>0X</b>	<b>H1 interrupt disabled</b>
<b>01</b>	<b>submode 1</b>	<b>100</b>	<b>output- negated</b>			<b>10</b>	<b>H1 interrupt enabled</b>
<b>10</b>	<b>submode 1x</b>	<b>101</b>	<b>output - asserted</b>			<b>XX</b>	
		<b>110</b>	<b>output - interlocked Handshake</b>				
		<b>111</b>	<b>Output - pulsed handshake</b>				

**Example:** PACR = %00000000  
PADDR = %00000000

**Means:** Port A is used as an input port  
Submode 0 (Double Buffered input)  
H2 Edge-sensitive  
H2 interrupt disabled  
H1 interrupt disabled

**EECC250 - Shaaban**

# PBCR Format of Port B Control Register in Mode 0

PBCR7 PBCR6	PBCR5 PBCR4 PBCR3	PBCR2	PBCR1 PBCR0
<b>Submode:</b>	<b>H4 Control</b>	<b>H4 Interrupt</b>	<b>H3 Control</b>
00 submode 0	0xx Edge-sensitive input	0 Disabled	0X H3 interrupt disabled
01 submode 1	100 output- negated	1 Enabled	10 H3 interrupt enabled
10 submode 1x	101 output - asserted		XX
	110 output - interlocked Handshake		
	111 Output - pulsed handshake		

**Example:** PBCR = %00000000  
PBDDR = %11111111

**Means:** Port B is used as an output port  
Submode 1 (Double Buffered output)  
H4 Edge-sensitive  
H4 interrupt disabled  
H3 interrupt disabled


**EECC250 - Shaaban**

# Port Status Register, PSR

- Reflects activity of the handshake lines

## PSR

PSR7	PSR6	PSR5	PSR4	PSR3	PSR2	PSR1	PSR0
H4 Level	H3 Level	H2 Level	H1 Level	H4S	H3S	H2S	H1S



**PSR0-PSR3 must be cleared by the program by writing a 1 onto them**

**Example:**

```
MOVE.B #$0F,PSR  
clears bits PSR0-PSR3
```

**Example:**

```
BTST.B #0,PSR  
checks if status of H1
```

**EECC250 - Shaaban**

# PI/T Handshaking Input Example

- Continuously check the input handshaking line H1 of port A, if active a new data byte is read from port A and stored in a buffer in memory.

	<b>ORG</b>	<b>\$1000</b>	
	<b>MOVE.B</b>	<b>#\$30,PGCR</b>	<b>Initialize PGCR to enable handshaking</b>
	<b>MOVE.B</b>	<b>#\$80,PACR</b>	<b>Initialize port A, submode 1x</b>
	<b>MOVE.B</b>	<b>#\$00, PADDR</b>	<b>Set Port A as input</b>
	<b>MOVE.B</b>	<b>#\$0F,PSR</b>	<b>Clear PSR's four low status bits.</b>
	<b>LEA</b>	<b>BUFFER,A0</b>	<b>Load DATA address in A0</b>
<b>WAIT</b>	<b>MOVE.B</b>	<b>PSR,D0</b>	<b>Copy PSR into D0</b>
	<b>BTST.B</b>	<b>#0,D0</b>	<b>Check if bit 0 of PSR = 1</b>
	<b>BEQ</b>	<b>WAIT</b>	
	<b>MOVE.B</b>	<b>PADR,D1</b>	<b>Get a byte from port A</b>
	<b>MOVE.B</b>	<b>D1,(A0)+</b>	<b>Store byte in memory buffer</b>
	<b>MOVE.B</b>	<b>#\$0F,PSR</b>	<b>Clear PSR's four low status bits.</b>
	<b>BRA</b>	<b>WAIT</b>	<b>Busy-wait on H1 for more values</b>
	<b>STOP</b>	<b>#\$2700</b>	
	<b>ORG</b>	<b>\$2000</b>	
<b>BUFFER</b>	<b>DS.B</b>	<b>1000</b>	<b>Reserve 1000 bytes for buffer</b>
	<b>END</b>	<b>\$1000</b>	

**EECC250 - Shaaban**