

<sup>#1</sup> lec#11 Winter99 1-7-2000



#2 lec#11 Winter99 1-7-2000

# **Interrupts & Exceptions**

- Conditions interrupting ordinary program execution are called exceptions when caused by software sources internal to the CPU.
- Interrupts are exceptions which are caused by hardware sources external to the CPU.
- An interrupt or exception generally requires special handling by the CPU in terms of executing an Interrupt Service Routine (ISR).
- Example: An I/O device informs the CPU that data is ready and requests special processing by setting an Interrupt Request line (IRQ) to True.

- 68000 has 7 such IRQ lines: (IRQ1-IRQ7).



- If two hardware interrupts occur *simultaneously* the IRQ with a higher priority (higher IRQ number) gets serviced.
- An interrupt with a higher IRQ can interrupt the ISR of an interrupt with a lower IRQ.
  EECC250 Shaaban

#3 lec#11 Winter99 1-7-2000

## **Vectored Interrupts**

- When the 68000 senses that an Interrupt Request is pending it *stops* the normal program execution and must identify the type of interrupt or exception to execute the correct handling routine.
- The 68000 must be in *supervisor mode* as set in SR (S bit = 1) to handle interrupt routines.
- The 68000 allows 255 such routines and stores their location (called a vector) addresses in the first 1K of 68000 program memory.
  - This area is called the *exception vector table*:
    - vector #1 SPECIAL for system start-up
    - **vector #2**

– vector #255

Vectors 64-255 are user interrupt vectors

– Address of exception vector = 4 x exception vector number

#4 lec#11 Winter99 1-7-2000

# **Vectored Interrupts**

• The interrupt vector is provided to the CPU on the data bus by the interrupting I/O device from an interrupt vector register:



• When the 68000 accepts the interrupt, it acknowledges this to the device using line IACK and it looks for the interrupt (or exception) vector on the data bus.

#5 lec#11 Winter99 1-7-2000

#### Status Register (SR) & Interrupts

- $I_2 I_1 I_0$ : Interrupt level (interrupt mask bits, value range = 0 to 7)
  - The 68000 only accepts interrupts with a higher level than that set by the interrupt mask bits
  - An interrupt with level 7 cannot be masked and must be accepted by the 68000.
  - When an interrupt is accepted  $I_2 I_1 I_0$ (Interrupt mask) is set to the current interrupt level.



#6 lec#11 Winter99 1-7-2000

# **Status Register: The System Part**

15	14	13	12	11	10	9	8
Т		S			2	l1	lo

bits	function				
11,12,14	not used				
8,9,10	<u>interrupt mask</u> a priority scheme to determine who has control of the computer				
13	supervisor set to 0 if user, set to 1 if supervisor				
15	trace set to 1 if program is to be single stepped				

#### **68000 Exception Vector Table**

vector number (Decimal)	address (Hex)	assignment
0	0000	RESET: initial supervisor stack pointer (SSP)
1	0004	RESET: initial program counter (PC)
2	0008	buserror
3	000C	address error
4	0010	illegal instruction
5	0014	zero divide
6	0018	CHK instruction
7	001C	TRAPY instruction
8	0020	priviledge violation
9	0024	brace
10	0028	1010 instruction trap
11	002C	1111 instruction trap
12*	0030	not assigned, reserved by Motorola
13*	0034	not assigned, reserved by Motorola
14*	0038	not assigned, reserved by Motorola
15	003C	uninitialized interrupt vector
16-23*	0040-005F	not assigned, reserved by Motorola

#### **68000 Exception Vector Table (continued)**

vector number (E	Decimal)   address (Hex)	assignment
24	0060	spurious interrupt
25	0064	Level 1 interrupt autovector
26	0068	Level 2 interrupt autovector
27	006C	Level 3 interrupt autovector
28	0070	Level 4 interrupt autovector
29	0074	Level 5 interrupt autovector
30	0078	Level 6 interrupt autovector
31	007C	Level 7 interrupt autovector
32-47	0080-00BF	TRAP instruction vectors**
48-63	00C0-00FF	not assigned, reserved by Motorola
64-255	0100-03FF	user interrupt vectors

NOTES:

\* No peripheral devices should be assigned these numbers
 \*\* TRAP #N uses vector number 32+N



#9 lec#11 Winter99 1-7-2000

# **68000 Execution States**



#### **Interrupt Handling Steps**

When an interrupt is requested by I/O and accepted by the CPU...

- **1.** CPU finishes executing the current instruction
- 2. Acknowledge the acceptance of the interrupt to the I/O device.
- **3.** Device provides interrupt vector after the acknowledgement.
- 4. Determine the start address of ISR (which interrupt vector).

 $\Rightarrow$  Usually from the exception vector table in memory.

- 5. Push PC and Status Register, SR on stack.
- 6. Initialize the status register (for the exception routine)
  - $\Rightarrow$  Usually, set S = 1, T = 0, update interrupt level in SR for external exceptions to the current accepted interrupt level
- 7. Load ISR start address into PC
- 8. ISR proceeds to execute like a normal subroutine except it must end with the instruction:

**RTE ReTurn from Exception** 

(similar to RTS, pops PC and SR from system stack)

#11 lec #11 Winter99 1-7-2000

RTE	Return from Exception (M68000 Family)	RTE
Operation:	If Supervisor State Then (SP) $\rightarrow$ SR; SP + 2 $\rightarrow$ SP; (SP) $\rightarrow$ PC; SP + 4 State and Deallocate Stack According to (SP) Else TRAP	$\rightarrow$ SP; Restore
Assembler		
Syntax:	RTE	
Attributes:	Unsized	
Description: Load located at the format field i restored.	ds the processor state information stored in the exception e top of the stack into the processor. The instruction exant in the format/offset word to determine how much inform	on stack frame nines the stack nation must be
<b>Condition Codes</b>		
Set according stack.	g to the condition code bits in the status register value res	stored from the



#12 lec #11 Winter99 1-7-2000



<sup>#13</sup> lec #11 Winter99 1-7-2000

## Format of 68230 Port General Control Register, PGCR

i.

PGCR7 PGCR6	PGCR5	PGCR4	PGCR3	PGCR2	PGCR1	PGCR0	
Port Mode Control	H34 Enable	H12 Enable	H4 sense	H3 sense	H2 sense	H1 sense	
00 Mode 0 01 Mode 1 10 Mode 2 11 Mode 3	0 Dis 1 Ena	able able	0 Active low 1 Active high				
	Example: PGCR = %00010000 Means: Mode 0, Unidirectional 8-bit, separate PA & PB H34 handshaking disabled H12 handshaking enabled H4-H4 active low						
				<b>—</b> EEC	C250 - S	haaban	

# 68230 Port Status Register, PSR

• Reflects activity of the handshake lines

PSR7	PSR6	PSR5	PSR4	PSR3	PSR2	PSR1	PSR0
H4 Level	H3 Level	H2 Level	H1 Level	H4S	H3S	H2S	H1S
◄	— Folle leve	ow l of line		•	_ Set depen	by line ding on m	ode
PSR0-	PSR3 m	ust be clea	ared by th	e progra	m by writi	ng a 1 ont	to them
					EEC	CC250 - 1	Shaaban

#15 lec #11 Winter99 1-7-2000

PACR Form	nat of Port A	Contro	l Regist	er in N	Iode 0
PACR7 PACR6	PACR5 PACR4	PACR3	PACR2	PACR1	PACR0
Submode: 00 submode 0 01 submode 1 10 submode 1x	H2 Control 0xx Edge-sensit 100 output- neg 101 output - ass 110 output - int handshake 111 Output - pu handshake	H2 H1 Interrupt Control 0 Disabled 0X H1 interrupt 1 Enabled 10 H1 interrup enabled XX			
Example:	PACR = %000 $PADDR = %000$	)00010 )00000			
Means:	Port A is used as an Submode 0 (Doub H2 Edge-sensitive H2 interrupt disab H1 interrupt enabl	n input por de Buffered led ed	t d input) — EEC	C250 - S	haaban -

# 68230 Port Service Request Register PSRR (PIT + \$02)

• Determines PIT interrupt/DMA settings

PSRR7	PSR	R6 PSRR5	<b>PS</b>	RR4	PSRR3	8 P	SRR2	PSRR	1 P	SRR0
X	D	MA Control	Inter	rupt C	Control	]	Port Prio	rity C	ontrol	
PSRR4	PSRR	3		Port Int	terrupt I	Priorit	y Or	der of	Priority	y
Δ	Δ	No interment		PSRR2	PSSR1	PSSR	0 High	nest	Lo	west
U	U	No Interrupt		0	0	0	H1S	H2S	H3S	H4S
0	1	Autovectored		0	0	1	H2S	H1S	H3S	H4S
U	•	interrunts		0	1	0	H1S	H2S	H4S	H3S
1	0	merrupts		0	1	1	H2S	H1S	H4S	H3S
1	U			1	0	0	H3S	H4S	H1S	H2S
1	1	Vectored interr	ints	1	0	1	H3S	H4S	H2S	H1S
•	•	supported	<b>P</b> <sup>tb</sup>	1	1	0	H4S	H3S	H1S	H2S
		supported		1	1	1	H4S	H3S	H2S	H1S
							EECC	250 -	Shaa	ban

#17 lec #11 Winter99 1-7-2000



<sup>#18</sup> lec #11 Winter99 1-7-2000

PIT	EQU	\$0FF000	Base Address of PI/T	
PGCR	EQU	PIT	Port General Control Register	
PSRR	EQU	PIT+2	Port service request register	
PADDR	EQU	PIT+4	Data direction register A	
PBDDR	EQU	PIT+6	Data direction register BAddresses	
PCDDR	EQU	<b>PIT+\$08</b>	Data direction register C of Port	
PIVR	EQU	PIT+\$0A	Port Interrupt Vector register <b>Bolatod</b>	
PACR	EQU	PIT+\$0C	Port A control register	
<b>PBCR</b>	EQU	PIT+\$0E	Port B control register <b>Kegisters</b>	
PADR	EQU	<b>PIT+\$10</b>	Port A data register	
PBDR	EQU	<b>PIT+\$12</b>	Port B data register	
PCDR	EQU	<b>PIT+\$18</b>	Port C data register	
PSR	EQU	PIT+\$1A	Port status register	
TCR	EQU	<b>PIT+\$20</b>	Timer control register	
TIVR	EQU	<b>PIT+\$22</b>	Timer interrupt vector register	
CPR	EQU	<b>PIT+\$24</b>	Dummy address of preload register	
CPRH	EQU	<b>PIT+\$26</b>	Timer preload register high Addresses	
CPRM	EQU	<b>PIT+\$28</b>	Timer preload register middle	
CPRL	EQU	PIT+\$2A	Timer preload register low	
CNTR	EQU	PIT+\$2C	Dummy address of timer register	
CNTRH	EQU	PIT+\$2E	Timer register high <b>Registers</b>	
CNTRM	EQU	<b>PIT+\$30</b>	Timer register middle	
CNTRL	EQU	PIT+\$32	Timer register low	
TSR	EQU	<b>PIT+\$34</b>	Timer status register	l
			—————————— EECC250 - Shaaban	

#### **68230 Registers Address Equates**

#19 lec #11 Winter99 1-7-2000

## **Interrupt-Driven PIT Input Example**

• Input one byte from port A and buffers it in memory, whenever an interrupt is received on line H1

\* Main Program

H1_VEC	EQU	68	PIT Exception vector number
H1_V_A	EQU	H1_VEC*4	ISR Exception vector table address
PGCRM	EQU	%00010000	Mode 0, submode 00
PACRM	EQU	%00000010	PGCR value to enable H1 interrupt
	ORG	\$1000	
MAIN	MOVEA.L	#\$07FFE,A7	Initialize SP
	LEA	H1_ISR,A0	Load A0 with address of PIT Routine
	MOVE.L	A0,H1_V_A	Put ISR address in vector table
	MOVE.B	#H1_VEC,PIVR	Initialize PIVR with interrupt vector
	MOVE.B	#PGCRM,PGCR	Initialize PGCR
	MOVE.B	#PACRM,PACR	Initialize port A
	MOVE.B	#\$00, PADDR	Set Port A as input
	MOVE.B	#%00011000,PSRR	Enable vectored interrupts in PSRR
	LEA	BUFFER,A1	Load DATA address in A1
	ANDI	#\$0F0FF,SR	Enable interrupts in SR
	LOOP	NOP	Fake loop just for example
	BRA	LOOP	main program doing other tasks here
			EECC250 - Shaaban

#20 lec #11 Winter99 1-7-2000

### **Interrupt-Driven PIT Input Example**

*	ľ	_	
H1_ISR	ORI	#\$0700,SR	Disable interrupts
	MOVE.B	PADR,D1	Get a byte from port A
	MOVE.B	<b>D1,(A1)</b> +	Store byte in memory buffer
	ANDI	#\$0F0FF,SR	Enable interrupts
	RTE		<b>Return from exception</b>
	STOP	#\$2700	
	ORG	\$2000	
BUFFER	DS.B	1000	reserve 1000 bytes for buffer
	END		

**PIT Interrupt Service Routine H1 ISR** 

\*\*\*\*



#21 lec #11 Winter99 1-7-2000

## **Timer Control Register (TCR) Value To Enable Periodic Timer Interrupt**

TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0
Tout/TIACK* Control			Zero-detect Control	None	Clock Control		Timer Enable
1	0	1	0	0	0	0	1
PC3/Tout used as timer interrupt request line PC7/TIACK* used to acknowledge timer interrupts			After ZD, counter restarts from initial preloaded value		PC2/Tin not used counter clock CLK/32		Enable timer
					EECC250 ·		Shaaban

#22 lec #11 Winter99 1-7-2000

#### **Periodic Timer Interrupts Example**

- The subroutine T\_SET preloads the timer with an initial value, and enables timer interrupt.
- Once the timer is enabled by calling T\_SET, an interrupt is generated periodically to perform the tasks in the timer interrupt service routine, T\_ISR.

\*

\* Timer setup subroutine:

T_VEC	EQU	70	Timer Exception vector number				
T_V_A	EQU	T_VEC*4	ISR Exception vector table address				
	ORG	\$1000					
T_SET	LEA	T_ISR,A0	Load A0 with address of Timer ISR				
	MOVE.L	A0,T_V_A	Put Timer ISR address in vector table				
	MOVE.B	<b>#T_VEC,TIVR</b>	Initialize TIVR with interrupt vector				
	MOVE.L	#\$00FFFFFF,D0	Set maximum count				
	MOVE.L	D0,CPR	preload count value in CPR				
	MOVE.B	#%10100001	set up TCR, enable timer				
	RTS						
* Timer interrupt service routine.							
T_ISR	MOVE.B	#1,TSR	Clear ZDS bit in TSR				

\*

\*

**~** 

RTE

Do tasks needed in ISR

EECC250 - Shaaban

#23 lec #11 Winter99 1-7-2000