

# Computer Input and Output (I/O)

- **One of the basic and essential features designed in a computer system is its ability to exchange data with other external devices, and to allow the user to interact with the system:**
  - **Input Devices include:**
    - **Switches, Keyboards, Mice, Scanners, Cameras, etc.**
  - **Output devices include:**
    - **Lamp/LED/LCD displays, Video monitors, Speakers, Printers, etc.**
- **One or more interface circuits usually are used between I/O devices and the CPU to:**
  - **Handle transfer of data between CPU and I/O interface.**
  - **Handle transfer of data between I/O device and interface.**
  - **Enable the CPU to request the status of data sent/received by the interface.**
- **Common I/O interfaces:**
  - **Serial I/O: RS-232C Data exchanged one bit at a time.**
  - **Parallel I/O: Date exchanged one byte at a time.**



# Serial Communication Example

From 68000


## Transmit

Transmitter Buffer (TB)

Parity Bit  
← ASCII Character →





Clk Load




## Receive To 68000

Parity Bit  
← ASCII Character →



Clk Load




Universal Asynchronous Receiver/Transmitter (UART)

EECC250 - Shaaban

# A Typical CPU I/O Connection

For each I/O device or interface:

- A number of registers, reachable by the CPU, are present.
- These registers are used for data transfer, I/O device control and configuration and for device status monitoring by the CPU.
- Each of the registers is given a unique address.
- The address decoder enables the device to recognize its addresses when issued by CPU.




**EECC250 - Shaaban**

# Memory Mapped I/O

Addresses of data, control and status registers in I/O devices or interfaces are treated by the CPU as if they were conventional memory locations or addresses:

Hence the same instructions that move data to or from memory can be used to transfer data to or from I/O devices.



# 68000 Memory Mapped I/O

The Motorola 68000 uses memory mapped I/O, where device registers are assigned unique addresses within the memory address space. I/O data and control registers are treated as if they were memory locations.


**Example:** The SBC08K 68008 board used in the lab includes:

Two parallel ports A, B using the Motorola 68230 Parallel Interface/Timer (PI/T) chip, with a Port General Control Register, PGCR address of \$0FF000

- Parallel data port A (or PA) has the following addresses:
  - Data Register of port A, DRA has address: \$0FF010
  - Data Direction Register of port A, DDRA has address: \$0FF004
  - Port A Control Register, PACR has address: \$0FF00C
- Parallel data port B (or PB) has the following addresses:
  - Data Register of port B, DRB has address: \$0FF012
  - Data Direction Register of port B, DDRA has address: \$0FF006
  - Port B Control Register, PBCR has address: \$0FF00E

# The Motorola 68230 Parallel Interface Timer (PI/T)

- A general purpose Parallel Interface and Timer, PI/T chip that offers several *very complex* modes of operation.




**EECC250 - Shaaban**

# **The Motorola 68230 PI/T**

- **Contains three 8-bit parallel ports: PA, PB & PC**
- **PA & PB can be programmed as input or output ports, or as both at the same time (full-duplex operation).**
- **Can be programmed to interrupt the processor when any port receives new data.**
- **68230 also contains a programmable 24 bit counter.**
- **Handshaking lines can be programmed to provide different communications protocols to the I/O device.**
- **The 68230 is programmed, and data transfers take place using a total of 23 internal 8-bit registers.**

# A Typical 68230 Single Board Setup




**EECC250 - Shaaban**



# Programming The 68230

- **Ports A and B are capable of operating in one of four possible modes programmed using the two msb's of PGCR:**
  - **Mode 0** Unidirectional 8 bit transfers (used in lab 3 PGCR = 00).
  - **Mode 1** Unidirectional 16 bit transfers (PA is MSB).
  - **Mode 2** Bidirectional 8 bit transfers.
  - **Mode 3** Bidirectional 16 bit transfers.
- **Within each of these modes are sub modes programmed using PACR and PBCR:**
  - **00** Double-buffered input, single buffered output.
  - **01** Double buffered output, no latching of inputs.
  - **1X** Input unlatched, No buffering of output.
- **Each of the three ports has a Data Direction Register (DDRA, DDRB and DDRC) associated with it:**
  - Each bit in the DDR controls the direction of I/O on the corresponding bit on the port (1 for output and 0 for input).
  - e.g. DDRA = \$00 for input \$FF for output.

# 68230 Parallel I/O Data Latching/Buffering



# 68230 Register Address Equates

<b>PIT</b>	<b>EQU</b>	<b>\$0FF000</b>	<b>Base Address of PI/T</b>
<b>PGCR</b>	<b>EQU</b>	<b>PIT</b>	<b>Port General Control Register</b>
<b>PSRR</b>	<b>EQU</b>	<b>PIT+2</b>	<b>Port service request register</b>
<b>PADDR</b>	<b>EQU</b>	<b>PIT+4</b>	<b>Data direction register A</b>
<b>PBDDR</b>	<b>EQU</b>	<b>PIT+6</b>	<b>Data direction register B</b>
<b>PACR</b>	<b>EQU</b>	<b>PIT+\$0C</b>	<b>Port A control register</b>
<b>PBCR</b>	<b>EQU</b>	<b>PIT+\$0E</b>	<b>Port B control register</b>
<b>PADR</b>	<b>EQU</b>	<b>PIT+\$10</b>	<b>Port A data register</b>
<b>PBDR</b>	<b>EQU</b>	<b>PIT+\$12</b>	<b>Port B data register</b>
<b>PSR</b>	<b>EQU</b>	<b>PIT+\$1A</b>	<b>Port status register</b>
<b>TCR</b>	<b>EQU</b>	<b>PIT+\$20</b>	<b>Timer control register</b>
<b>TSR</b>	<b>EQU</b>	<b>PIT+\$34</b>	<b>Timer status register</b>

**I/O Example** This program continuously reads Port A (e.g. switches) and outputs the value to port B (LEDs)

	<b>ORG</b>	<b>\$1000</b>	
<b>DRA</b>	<b>EQU</b>	<b>\$0FF010</b>	<b>Data Register of Port A</b>
<b>DDRA</b>	<b>EQU</b>	<b>\$0FF004</b>	<b>Data Direction Register of Port A</b>
<b>PACR</b>	<b>EQU</b>	<b>\$0FF00C</b>	<b>Port A Control Register</b>
<b>DRB</b>	<b>EQU</b>	<b>\$0FF012</b>	<b>Data Register of Port B</b>
<b>DDRB</b>	<b>EQU</b>	<b>\$0FF006</b>	<b>Data Direction Register of Port B</b>
<b>PBCR</b>	<b>EQU</b>	<b>\$0FF00E</b>	<b>Port B Control Register</b>
<b>PGCR</b>	<b>EQU</b>	<b>\$0FF000</b>	<b>Address of Port General Control Register</b>
<b>PGCRM</b>	<b>EQU</b>	<b>\$00</b>	<b>Equate set mode to 0</b>
<b>DDA</b>	<b>EQU</b>	<b>\$00</b>	<b>Equate Port A direction: input</b>
<b>DDB</b>	<b>EQU</b>	<b>\$FF</b>	<b>Equate Port B direction: Output</b>
<b>START</b>	<b>MOVE.B</b>	<b>#PGCRM,PGCR</b>	<b>Initialize the mode to 0</b>
	<b>MOVE.B</b>	<b>#\$80,PACR</b>	<b>Initialize port A to submode 1x, non-latched</b>
	<b>MOVE.B</b>	<b>#\$80,PBCR</b>	<b>Initialize Port B to mode 1x, single buffered</b>
	<b>MOVE.B</b>	<b>#DDA,DDRA</b>	<b>Initialize Port A as input port</b>
	<b>MOVE.B</b>	<b>#DDB,DDRB</b>	<b>Initialize Port B as output port</b>
<b>LOOP</b>	<b>NOP</b>		<b>No operation</b>
	<b>MOVE.B</b>	<b>DRA,D0</b>	<b>Read a byte from Port A into D0</b>
	<b>MOVE.B</b>	<b>D0,DRB</b>	<b>Write a byte to Port B (value read from A)</b>
	<b>NOP</b>		<b>No operation</b>
	<b>BRA</b>	<b>LOOP</b>	<b>Always branch.</b>
	<b>END</b>	<b>START</b>	