

# Combinational Arithmetic Circuits

- **Addition:**
  - **Half Adder (HA).**
  - **Full Adder (FA).**
  - **Carry Ripple Adders.**
  - **Carry Look-Ahead Adders.**
- **Subtraction:**
  - **Half Subtractor.**
  - **Full Subtractor.**
  - **Borrow Ripple Subtractors.**
  - **Subtraction using adders.**
- **Multiplication:**
  - **Combinational Array Multipliers.**

# Half Adder

- Adding two single-bit binary values, X, Y produces a sum S bit and a carry out C-out bit.
- This operation is called half addition and the circuit to realize it is called a half adder.

## Half Adder Truth Table

Inputs		Outputs	
X	Y	S	C-out
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




$$S(X,Y) = \mathbf{S} (1,2)$$

$$S = X'Y + XY'$$

$$S = X \mathbf{\Delta} Y$$

$$C\text{-out}(x, y, C\text{-in}) = \mathbf{S} (3)$$

$$C\text{-out} = XY$$



# Full Adder

- Adding two single-bit binary values,  $X$ ,  $Y$  with a carry input bit  $C\text{-in}$  produces a sum bit  $S$  and a carry out  $C\text{-out}$  bit.

Full Adder Truth Table

Inputs			Outputs	
X	Y	C-in	S	C-out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S(X, Y, C\text{-in}) = \mathbf{S (1,2,4,7)}$$

$$C\text{-out}(x, y, C\text{-in}) = \mathbf{S (3,5,6,7)}$$

Sum S

C-in \ XY		X			
		00	01	11	10
0	0	0	2 1	6	4 1
	1	1 1	3	7 1	5

Y

$$S = X'Y'(C\text{-in}) + XY'(C\text{-in})' + XY'(C\text{-in})' + XY(C\text{-in})$$

$$S = X \oplus Y \oplus (C\text{-in})$$





Carry C-out

C-in \ XY		X			
		00	01	11	10
0	0	0	2	6 1	4
	1	1	3 1	7 1	5 1




Y

$$C\text{-out} = XY + X(C\text{-in}) + Y(C\text{-in})$$

# Full Adder Circuit Using AND-OR



# Full Adder Circuit Using XOR



# n-bit Carry Ripple Adders

- An n-bit adder used to add two n-bit binary numbers can be built by connecting in series n full adders.
  - Each full adder represents a bit position  $j$  (from 0 to  $n-1$ ).
  - Each carry out C-out from a full adder at position  $j$  is connected to the carry in C-in of the full adder at the higher position  $j+1$ .

- The output of a full adder at position  $j$  is given by:

$$S_j = X_j \oplus Y_j \oplus C_j$$

$$C_{j+1} = X_j \cdot Y_j + X_j \cdot C_j + Y_j \cdot C_j$$

- In the expression of the sum  $S_j$  must be generated by the full adder at the lower position  $j-1$ .
- The propagation delay in each full adder to produce the carry is equal to two gate delays =  $2D$
- Since the generation of the sum requires the propagation of the carry from the lowest position to the highest position, the total propagation delay of the adder is approximately:

$$\text{Total Propagation delay} = 2nD$$

# 4-bit Carry Ripple Adder


Adds two 4-bit numbers:

$$X = X_3 \ X_2 \ X_1 \ X_0$$

$$Y = Y_3 \ Y_2 \ Y_1 \ Y_0$$

producing the sum  $S = S_3 \ S_2 \ S_1 \ S_0$ ,


C-out =  $C_4$  from the most significant position  $j=3$



Total Propagation delay =  $2nD = 8D$

or 8 gate delays


Data inputs to be added



# Larger Adders

- **Example: 16-bit adder using 4, 4-bit adders**
- **Adds two 16-bit inputs X (bits X0 to X15), Y (bits Y0 to Y15) producing a 16-bit Sum S (bits S0 to S15) and a carry out C16 from most significant position.**

Data inputs to be added X (X0 to X15) , Y (Y0-Y15)



Sum output S (S0 to S15)

Propagation delay for 16-bit adder = 4 x propagation delay of 4-bit adder  
 = 4 x 2 nD = 4 x 8D = 32 D  
 or 32 gate delays



# Carry Look-Ahead Adders

- The disadvantage of the ripple carry adder is that the propagation delay of adder ( $2n\tau$ ) increases as the size of the adder,  $n$  is increased due to the carry ripple through all the full adders.
- Carry look-ahead adders use a different method to create the needed carry bits for each full adder with a lower constant delay equal to three gate delays.
- The carry out C-out from the full adder at position  $i$  or  $C_{i+1}$  is given by:

$$\text{C-out} = C_{i+1} = X_i \cdot Y_i + (X_i + Y_i) \cdot C_i$$

- By defining:
  - $G_i = X_i \cdot Y_i$  as the carry generate function for position  $i$  (one gate delay)  
(If  $G_i = 1$   $C_{i+1}$  will be generated regardless of the value  $C_i$ )
  - $P_i = X_i + Y_i$  as the carry propagate function for position  $i$  (one gate delay)  
(If  $P_i = 1$   $C_i$  will be propagated to  $C_{i+1}$ )
- By using the carry generate function  $G_i$  and carry propagate function  $P_i$ , then  $C_{i+1}$  can be written as:

$$\text{C-out} = C_{i+1} = G_i + P_i \cdot C_i$$

- To eliminate carry ripple the term  $C_i$  is recursively expanded and by multiplying out, we obtain a 2-level AND-OR expression for each  $C_{i+1}$

# Carry Look-Ahead Adders

- For a 4-bit carry look-ahead adder the expanded expressions for all carry bits are given by:

$$C_1 = G_0 + P_0 \cdot C_0$$

$$C_2 = G_1 + P_1 \cdot C_1 = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0$$


$$C_3 = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0$$

$$C_4 = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0$$

where  $G_i = X_i \cdot Y_i$        $P_i = X_i + Y_i$

- The additional circuits needed to realize the expressions are usually referred to as the carry look-ahead logic.
- Using carry-ahead logic all carry bits are available after three gate delays regardless of the size of the adder.

# Carry Look-Ahead Circuit



$$C_i = G_{i-1} + P_{i-1} \cdot G_{i-2} + \dots + P_{i-1} \cdot P_{i-2} \cdot \dots \cdot P_1 \cdot G_0 + P_{i-1} \cdot P_{i-2} \cdot \dots \cdot P_0 \cdot C_0$$



# Half Subtractor

- Subtracting a single-bit binary value  $Y$  from another  $X$  (I.e.  $X - Y$ ) produces a difference bit  $D$  and a borrow out bit  $B\text{-out}$ .
- This operation is called half subtraction and the circuit to realize it is called a half subtractor.

Half Subtractor Truth Table

Inputs		Outputs	
$X$	$Y$	$D$	$B\text{-out}$
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0




$$D(X,Y) = \mathbf{S(1,2)}$$

$$D = X'Y + XY'$$

$$D = X \mathbf{\Delta} Y$$

$$B\text{-out}(x, y, C\text{-in}) = \mathbf{S(1)}$$

$$B\text{-out} = X'Y$$



# Full Subtractor


- Subtracting two single-bit binary values, Y, B-in from a single-bit value X produces a difference bit D and a borrow out B-out bit. This is called full subtraction.

## Full Subtractor Truth Table

Inputs			Outputs	
X	Y	B-in	D	B-out
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


$$S(X, Y, C\text{-in}) = \mathbf{S} (1,2,4,7)$$

$$C\text{-out}(x, y, C\text{-in}) = \mathbf{S} (1,2,3,7)$$







$$S = X'Y'(B\text{-in}) + XY'(B\text{-in})' + XY'(B\text{-in})' + XY(B\text{-in})$$

$$S = X \oplus Y \oplus (C\text{-in})$$






$$B\text{-out} = X'Y + X'(B\text{-in}) + Y(B\text{-in})$$

# Full Subtractor Circuit Using AND-OR



# Full Subtractor Circuit Using XOR





# **n-bit Subtractors**

**An n-bit subtractor used to subtract an n-bit number Y from another n-bit number X (i.e  $X - Y$ ) can be built in one of two ways:**

- **By using n full subtractors and connecting them in series, creating a borrow ripple subtractor:**
  - **Each borrow out B-out from a full subtractor at position j is connected to the borrow in B-in of the full subtractor at the higher position j+1.**
- **By using an n-bit adder and n inverters:**
  - **Find two's complement of Y by:**
    - **Inverting all the bits of Y using the n inverters.**
    - **Adding 1 by setting the carry in of the least significant position to 1**
  - **The original subtraction ( $X - Y$ ) now becomes an addition of X to two's complement of Y using the n-bit adder.**

# 4-bit Borrow Ripple Subtractor

Subtracts two 4-bit numbers:


$Y = Y_3 Y_2 Y_1 Y_0$  from

$X = X_3 X_2 X_1 X_0$


$Y = Y_3 Y_2 Y_1 Y_0$

producing the difference  $D = D_3 D_2 D_1 D_0$ ,


$B\text{-out} = B_4$  from the most significant position  $j=3$



Data inputs to be subtracted



# 4-bit Subtractor Using 4-bit Adder



# Binary Multiplication

- Multiplication is achieved by adding a list of shifted multiplicands according to the digits of the multiplier.
- Ex. (unsigned)

		<b>1 0 1 1</b>	<b>multiplicand (4 bits)</b>					<b>X3</b>	<b>X2</b>	<b>X1</b>	<b>X0</b>
<b>X 13</b>	<b>X</b>	<b>1 1 0 1</b>	<b>multiplier (4 bits)</b>				<b>x</b>	<b>Y3</b>	<b>Y2</b>	<b>Y1</b>	<b>Y0</b>
-----											
<b>33</b>		<b>1 0 1 1</b>					<b>X3.Y0</b>	<b>X2.Y0</b>	<b>X1.Y0</b>	<b>X0.Y0</b>	
<b>11</b>		<b>0 0 0 0</b>					<b>X3.Y1</b>	<b>X2.Y1</b>	<b>X1.Y1</b>	<b>X0.Y1</b>	
<b>143</b>		<b>1 0 1 1</b>					<b>X3.Y2</b>	<b>X2.Y2</b>	<b>X1.Y2</b>	<b>X0.Y2</b>	
		<b>1 0 1 1</b>					<b>X3.Y3</b>	<b>X2.Y3</b>	<b>X1.Y3</b>	<b>X0.Y3</b>	
		<b>1 0 1 1</b>	<b>P7</b>	<b>P6</b>	<b>P5</b>	<b>P4</b>	<b>P3</b>	<b>P2</b>	<b>P1</b>	<b>P0</b>	
-----											
		<b>1 0 0 0 1 1 1 1</b>	<b>Product (8 bits)</b>								

- An n-bit X n-bit multiplier can be realized in combinational circuitry by using an array of n-1 n-bit adders where each adder is shifted by one position.
- For each adder one input is the multiplicand multiplied by 0 or 1 (using AND gates) depending on the multiplier bit, the other input is n partial product bits.

# 4x4 Array Multiplier

