

Chapter 5.5, 5.6

#1 Lec # 6 Spring 2003 4-2-2003

Alternative datapath (Textbook): Multiple Cycle Datapath



#2 Lec # 6 Spring 2003 4-2-2003

Operations In Each Cycle

	R-Type	Logic Immediate	Load	Store	Branch
Instruction Fetch	IR ¬ Mem[PC] PC ¬ PC + 4	IR ¬ Mem[PC] PC ¬ PC + 4	IR ¬ Mem[PC] PC ¬ PC + 4	IR ¬ Mem[PC] PC ¬ PC + 4	IR ¬ Mem[PC] PC ¬ PC + 4
Instruction Decode	A ¬ R[rs] B ¬ R[rt] ALUout ¬ PC + (SignExt(imm16) x4)	A ¬ R[rs] B ¬ R[rt] ALUout ¬ PC + (SignExt(imm16) x4)	A ¬ R[rs] B ¬ R[rt] ALUout ¬ PC + (SignExt(imm16) x4)	A ¬ R[rs] B ¬ R[rt] ALUout ¬ PC + (SignExt(imm16) x4)	A ¬ R[rs] B ¬ R[rt] ALUout ¬ PC + (SignExt(imm16) x4)
Execution	ALUout ¬ A + B	ALUout ¬ A OR ZeroExt[imm16]	ALUout ¬ A + SignEx(Im16)	ALUout ¬ A + SignEx(Im16)	If Equal = 1 PC ¬ ALUout
Memory			M ¬ Mem[ALUout]	Mem[ALUout] ¬ B	
Write Back	R[rd] ¬ ALUout	R[rt] ¬ ALUout	R[rt] ¬ Mem		
		- EECC550 -	Shaaban -		

#3 Lec # 6 Spring 2003 4-2-2003



#4 Lec # 6 Spring 2003 4-2-2003

Microprogrammed Control

- Finite state machine control for a full set of instructions is very complex, and may involve a very large number of states:
 - Slight microoperation changes require new FSM controller.
- Microprogramming: Designing the control as a program that implements the machine instructions.
- A microprogam for a given machine instruction is a symbolic representation of the control involved in executing the instruction and is comprised of a sequence of microinstructions.
- Each microinstruction defines the set of datapath control signals that must asserted (active) in a given state or cycle.
- The format of the microinstructions is defined by a number of fields each responsible for asserting a set of control signals.
- Microarchitecture:
 - Logical structure and functional capabilities of the hardware as seen by the microprogrammer.

#5 Lec # 6 Spring 2003 4-2-2003



#6 Lec # 6 Spring 2003 4-2-2003



Variations on Microprogram Formats

- "Horizontal" Microcode:
 - A control field for each control point in the machine.

µseq µaddr A-mux B-mux bus enables register enables

- "Vertical" Microcode:
 - A Compact microinstruction format for each class of control points.
 - Local decode is used to generate all control points.



#8 Lec # 6 Spring 2003 4-2-2003

More Vertical Microprogram Formats



Multiformat Microcode:



Microinstruction Format/Addressing

- Start with list of all control signals.
- Partition control signals with similar functions into a number of signal sets that share a single microinstruction field.
- A sequencing microinstruction field is used to indicate the next microinstruction to execute.
- Places fields in some logical order (e.g., ALU operation & ALU operands first and microinstruction sequencing last).
- Since microinstructions are placed in a ROM or PLA, addresses must be assigned to microinstructions, usually sequentially.
- Create a symbolic legend for the microinstruction format, showing name of field values and how they set the control signals.
- To minimize microinstruction width, operations that will never be used at the same time may be encoded.



#10 Lec # 6 Spring 2003 4-2-2003

Next Microinstruction Selection

- The next microinstruction to execute can be found by using the sequencing field:
 - Branch to a microinstruction that begins execution of the next MIPS instruction. "Fetch" is placed in the sequencing field.
 - Increment the address of the current instruction. Indicated in the microinstruction by putting "Seq" in the sequencing field.
 - Choose the next microinstruction based on the control unit input (a dispatch).
 - Dispatches are implemented by a look-up table stored in a ROM containing addresses of target microinstruction.
 - The table is indexed by the control unit input.
 - A dispatch operation is indicated by placing "Dispatch i" in the sequencing field; i is the dispatch table number.





#12 Lec # 6 Spring 2003 4-2-2003



^{#13} Lec # 6 Spring 2003 4-2-2003

List of c	contr	ol Signals C	Frou	ped Into Fields
Signal name	Effect w	when deasserted	Effect w	- when asserted
ALUSelA	1st AL	U operand = PC	1st ALU	U operand = Reg[rs]
RegWrite	None		Reg. is	written
MemtoReg	Reg. wi	rite data input = ALU	Reg. wr	ite data input = memory
RegDst	Reg. de	st. no. = $r\bar{t}$	Reg. de	st. no. = rd
MemRead	None		Memor	y at address is read,
				MDR ¬ Mem[addr]
MemWrite	None		Memor	y at address is written
IorD	Memor	$\mathbf{y} \mathbf{address} = \mathbf{PC}$	Memor	$\mathbf{y} \ \mathbf{address} = \mathbf{S}$
IRWrite	None		IR ¬ N	Memory
PCWrite	None		PC ¬]	PCSource
PCWriteCo	nd None		IF ALU	zero then PC ¬ PCSource
PCSource	PCSou	rce = ALU	PCSour	rce = ALUout
Signal name	<u>Value</u>	<u>Effect</u>		
AĽUOp	00	ALU adds		
	01	ALU subtracts		
	10	ALU does function	code	
	11	ALU does logical C	<u>DR</u>	
ALUSelB	000	2nd ALU input = R	eg[rt]	
	001	2nd ALU input = 4		
	010	2nd ALU input = s	ign exte	nded IR[15-0]
	011	2nd ALU input = s	ign exte	nded, shift left 2 IR[15-0]
	100	2nd ALU input = z	ero exte	nded IR[15-0]
				EECC550 - Shaaban

Single Bit Control Multiple Bit Control

#14 Lec # 6 Spring 2003 4-2-2003

Microinstruction Format

<u>Field Name</u>	<u>Width</u>		Control Signals Set	
	wide	narrow		
ALU Control	4	2	ALUOp	
SRC1	2	1	ALUSeIA	
SRC2	5	3	ALUSeIB	
Destination	3	2	RegWrite, MemtoReg, RegDst	
Memory	4	3	MemRead, MemWrite, IorD	
Memory Register	1	1	IRWrite	
PCWrite Control	4	3	PCWrite, PCWriteCond, PCSource	
Sequencing	3	2	AddrCtl	
Total width	26	17	bits	



Mic	roinstruc	tion Field Values
<u>Field Name</u>	Values for Field	Function of Field with Specific Value
ALU	Add Subt. Func code Or	ALU adds ALU subtracts ALU does function code ALU does logical OR
SRC1	PC rs	1st ALU input = PC 1st ALU input = Reg[rs]
SRC2	4 Extend Extend0 Extshft rt	2nd ALU input = 4 2nd ALU input = sign ext. IR[15-0] 2nd ALU input = zero ext. IR[15-0] 2nd ALU input = sign ex., sl IR[15-0] 2nd ALU input = Reg[rt]
destination	rd ALU rt ALU rt Mem	Reg[rd] ¬ ALUout Reg[rt] ¬ ALUout Reg[rt] ¬ Mem
Memory	Read PC Read ALU Write ALU	Read memory using PC Read memory using ALU output Write memory using ALU output, value B
Memory register	IR	IR ¬ Mem
PC write	ALU ALUoutCond	PC ¬ ALU IF ALU Zero then PC ¬ ALUout
Sequencing	Seq Fetch Dispatch i	Go to sequential micoinstruction Go to the first microinstruction Dispatch using ROM.
		EECC550 - Shaahan

#16 Lec # 6 Spring 2003 4-2-2003

Ins	struc	tion]	Fetch	/deco	de Mi	crocod	le Seq	uence	
<u>Label</u>	<u>ALU</u>	<u>SRC1</u>	<u>SRC2</u>	<u>Dest.</u>	<u>Memory</u>	<u>Mem. Reg</u>	. <u>PC Write</u>	<u>Sequencing</u>	
Fetch:	Add Add	PC PC	4 Extshft		Read PC	IR	ALU	Seq Dispatch	
Firs	st micro	instruct	ion: Fet	ch, incr	ement PC				
	Field Na	me	Value fe	or Field	Function	of Field			
	ALU SRC1 SRC2 Memory Memory register PC write Sequencing		Add PC 4 Read P IR ALU Seq	Add PC 4 Read PC IR ALU		ALU adds 1st ALU input = PC 2nd ALU input = 4 Read memory using PC IR ¬ Mem PC ¬ ALU Go to sequential uinstruction			

Second microinstruction: Decode, calculate branch address

<u>Field Name</u>	Value for Field	Function of Field
ALU SRC1 SRC2 Sequencing	Add PC Extshft Dispatch	ALU adds result in ALUout 1st ALU input = PC 2nd ALU input = sign ex., sl IR[15-0] Dispatch using ROM according to opcode
		EECC550 - Shaaban

	LW	Con	nplet	ion	Micro	200	de S	Sequ	ieno	ce
Lab	<u>el ALU</u>	<u>SRC1</u>	<u>SRC2</u>	<u>Dest.</u>	<u>Memory</u>	Me	<u>m. Reg.</u>	<u>PC Writ</u>	<u>te Se</u>	equencing
Lw:	Add	rs	Extend							Seq
		_			Read ALU					Seq
				rt MEM						Fetch
F	irst microi	nstruct	ion: Exe	cute, e	ffective men	nory	[,] addr	ess cal	culatio	on
	<u>Field Name</u>		Value for F	-ield	Function of I	Field				
	ALU		Add		ALU adds, re	esult	in ALUc	out		
	SRC1		rs		1st ALU inpu	ıt = R	eg[rs]			
	SRC2		Extend		2nd ALU inp	ut = s	ign ext	. IR[15-0]		
	Sequencing		Seq		Go to sequer	ntial _k	uinstruc	ction		
Se	cond micro	oinstru	ction: M	emory	, read using	g AL	Uout			
	<u>Field Name</u>	-	<u>Values for l</u>	-ield	Function of F	<u>ïeld</u>				
	Memory		Read ALU		Read memory	/ usin	q ALU	output		
	Sequencing	ļ	Seq		Go to sequen	tial µi	instruct	ion		
Th	Third microinstruction: Write Back, from memory to register rt							1		
	<u>Field Name</u>		Values for	<u>Field</u>	Function of F	-ield				
	destination		rt Mem		Reg[rt] ← Me	em				
	Sequencing		Fetch		Go to the firs	st mic	roinstru	uction (fe	etch)	
										·
							EEC	C550	- Shaa	aban 🚽
							#1	18 Lec # 6 S	pring 2003	4-2-2003

SW Completion Microcode Sequence

<u>Label</u>	<u>ALU</u>	<u>SRC1</u>	<u>SRC2</u>	<u>Dest.</u>	<u>Memory</u>	<u>Mem. Reg. PC Write</u>	<u>Sequencing</u>
Sw:	Add	rs	Extend				Seq
					Write ALU		Fetch

First microinstruction: Execute, effective memory address calculation

<u>Field Name</u>	Value for Field	Function of Field
ALU	Add	ALU adds result in ALUout
SRC1	rs	1st ALU input = Reg[rs]
SRC2	Extend	2nd ALU input = sign ext. IR[15-0]
Sequencing	Seq	Go to sequential µinstruction

Second microinstruction: Memory, write to memory

Write ALU Fetch	Write memory using ALU output, value B Go to the first microinstruction (fetch)
	Write ALU Fetch

R-Type Completion Microcode Sequence

<u>Label</u>	<u>ALU</u>	<u>SRC1</u>	<u>SRC2</u>	<u>Dest.</u>	<u>Memory</u>	<u>Mem. Reg.</u> <u>PC Write</u>	<u>Sequencing</u>
Rtype:	Func	rs	rt				Seq
				rd ALU			Fetch

First microinstruction: Execute, perform ALU function

<u>Field Name</u>	<u>Value for Field</u>	<u>Function of Field</u>	
ALU	Func code	ALU does function code	
SRC1	rs	1st ALU input = Reg[rs]	
SRC2	rt	2nd ALU input = Reg[rt]	
Sequencing	Seg	Go to sequential µinstruction	

Second microinstruction: Write Back, ALU result in register rd

<u>Field Name</u>	Values for Field	Function of Field
destination	rd ALU	Reg[rd] ¬ ALUout
Sequencing	Fetch	Go to the first microinstruction (fetch)



#20 Lec # 6 Spring 2003 4-2-2003

BEQ Completion Microcode Sequence

<u>Label</u>	<u>ALU</u>	<u>SRC1</u>	<u>SRC2</u>	<u>Dest.</u>	<u>Memory</u>	<u>Mem. Reg.</u> <u>PC Write</u>	<u>Sequencing</u>
Beq:	Subt.	rs	rt			ALUoutCond.	Fetch

First microinstruction: Execute, compute condition, update PC

<u>Field Name</u>	Values for Field	Function of Field
ALU	Subt.	ALU subtracts
SRC1	rs	1st ALU input = Reg[rs]
SRC2	rt	2nd ALU input = Reg[rt]
PC write	ALUoutCond	IF ALU Zero then PC ¬ ALUout
Sequencing	Fetch	Go to the first microinstruction (fetch)



#21 Lec # 6 Spring 2003 4-2-2003

ORI Completion Microcode Sequence

<u>Label</u>	<u>ALU</u>	<u>SRC1</u>	<u>SRC2</u>	<u>Dest.</u>	<u>Memory</u>	<u>Mem. Reg.</u> <u>PC Write</u>	<u>Sequencing</u>
Ori:	Or	rs	Extend0				Seq
				rt ALU			Fetch

First microinstruction: Execute, rs OR immediate

Field Name	Value for Field	Function of Field
ALU	Or	ALU does logical OR result in ALUout
SRC1	rs	1st ALU input = Reg[rs]
SRC2	Extend0	2nd ALU input = zero ext. IR[15-0]
Sequencing	Seq	Go to sequential µinstruction
1 5		I I

Second microinstruction: Write Back, ALU result in register rt

<u>Field Name</u>	Values for Field	Function of Field
destination	rt ALU	Reg[rt] ¬ ALUout
Sequencing	Fetch	Go to the first microinstruction (fetch)



#22 Lec # 6 Spring 2003 4-2-2003

Microprogram for The Control Unit

<u>Label</u>	<u>ALU</u>	<u>SRC1</u>	<u>SRC2</u>	<u>Dest.</u>	<u>Memory</u>	<u>Mem. Reg.</u> <u>PC Write</u>	<u>Sequencing</u>
Fetch:	Add Add	PC PC	4 Extshft		Read PC	IR ALU	Seq Dispatch
Lw:	Add	rs	Extend	rt MEM	Read ALU		Seq Seq Fetch
Sw:	Add	rs	Extend		Write ALU		Seq Fetch
Rtype:	Func	rs	rt	rd ALU			Seq Fetch
Beq:	Subt.	rs	rt			ALUoutCond	. Fetch
Ori:	Or	rs	Extend0	rt ALU			Seq Fetch



Microprogramming Pros and Cons

- Ease of design.
- Flexibility:
 - Easy to adapt to changes in organization, timing, technology.
 - Can make changes late in design cycle, or even in the field.
- Can implement very powerful instruction sets (just more microprogram control memory is needed).
- Generality:
 - Can implement multiple instruction sets on the same machine.
 - Can tailor instruction set to application.
- Compatibility:
 - Many organizations, same instruction set.
- Possibly more costly to implement than FSM control.
- Usually slower than FSM control.



Exceptions Handling in MIPS

- Exceptions: Events Other than branches or jumps that change the normal flow of instruction execution.
- Two main types: Interrupts, Traps.
 - An interrupt usually comes from outside the processor (I/O devices) to get the CPU's attention to start a service routine.
 - A trap usually originates from an event within the CPU (Arithmetic overflow, undefined instruction) and initiates an exception handling routine usually by the operating system.
- The current MIPS implementation being considered can be extended to handle exceptions by adding two additional registers and the associated control lines:
 - EPC: A 32 bit register to hold the address of the affected instruction
 - Cause: A register used to record the cause of the exception.

In this implementation only the low-order bit is used to encode the two handled exceptions: undefined instruction = 0

overflow = 1

• Two additional states are added to the control finite state machine to handle these exceptions.

#25 Lec # 6 Spring 2003 4-2-2003

Two Types of Exceptions

• Interrupts:

- Caused by external events (e.g. I/O device requests).
- Asynchronous to program execution.
- May be handled between instructions.
- Simply suspend and resume user program.
- Traps:
 - Caused by internal events:
 - Exceptional conditions (e.g. overflow).
 - Errors (e.g memory parity error).
 - Faults (e.g. Page fault, non-resident page).
 - Synchronous to program execution.
 - Condition must be remedied by the system exception handler.
 - Instruction may be executed again and program continued or program may be aborted.



Exception Handling



- Exception = an unprogrammed control transfer
 - System takes action to handle the exception which include:
 - Recording the address of the offending instruction.
 - Saving & restoring user program state.
 - Returning control to user (unless user program is aborted).

#27 Lec # 6 Spring 2003 4-2-2003



Exception Handling: Saving The State

• Push it onto the stack:

- Vax, 68k, 80x86

• Save it in special registers:

- MIPS: EPC, BadVaddr, Status, Cause

- Shadow Registers:
 - M88k.
 - Save state in a shadow (a copy) of the internal CPU registers.



#29 Lec # 6 Spring 2003 4-2-2003

Additions to MIPS to Support Exceptions

- EPC: A 32-bit register used to hold the address of the affected instruction (in reality register 14 of coprocessor 0).
- Cause: A register used to record the cause of the exception. In the MIPS architecture this register is 32 bits, though some bits are currently unused. Assume that bits 5 to 2 of this register encode the two possible exception sources mentioned above:
 - Undefined instruction = 0
 - Arithmetic overflow = 1 (in reality, register 13 of coprocessor 0).
- BadVAddr: Register contains memory address at which memory reference occurred (register 8 of coprocessor 0).
- Status: Interrupt mask and enable bits (register 12 of coprocessor 0).
- Control signals to write EPC , Cause, BadVAddr, and Status.
- Be able to write exception address into PC, increase mux to add as input 01000000 00000000 00000000 01000000_{two} (8000 0080_{hex}).
- May have to undo PC = PC + 4, since we want EPC to point to offending instruction (not its successor); PC = PC 4

EECC550 - Shaaban #30 Lec # 6 Spring 2003 4-2-2003



^{#31} Lec # 6 Spring 2003 4-2-2003

Details of MIPS Cause register

	15	10	5	2	
Status	Pending		Code		

- <u>Pending interrupt:</u> 5 hardware levels: bit set if interrupt occurs but not yet serviced:
 - Handles cases when more than one interrupt occurs at same time, or while records interrupt requests when interrupts disabled.

• <u>Exception Code</u>: Encodes reasons for interrupt:

- $0 \hspace{0.1in} (INT) \rightarrow \hspace{0.1in} external \hspace{0.1in} interrupt$
- 4 (ADDRL) \rightarrow Address error exception (load or instr fetch).
- **5** (ADDRS) \rightarrow Address error exception (store).
- 6 (IBUS) \rightarrow Bus error on instruction fetch.
- 7 (DBUS) \rightarrow Bus error on data fetch.
- 8 (Syscall) \rightarrow Syscall exception.
- 9 (BKPT) \rightarrow Breakpoint exception.
- 10 (RI) \rightarrow Reserved Instruction exception.
- 12 (OVF) \rightarrow Arithmetic overflow exception.



The MIPS Multicycle Datapath With Exception Handling Added



#33 Lec # 6 Spring 2003 4-2-2003



#34 Lec # 6 Spring 2003 4-2-2003



#35 Lec # 6 Spring 2003 4-2-2003

