Removing The Ideal Memory Assumption:

The Memory Hierarchy & Cache

- The impact of real memory on CPU Performance.
- Main memory basic properties:
 - Memory Types: DRAM vs. SRAM
- The Motivation for The Memory Hierarchy:
 - CPU/Memory Performance Gap
- Memory Hierarchy Structure & Operation
- Cache Concepts:
 - Block placement strategy & Cache Organization:
 - Fully Associative, Set Associative, Direct Mapped.
 - Cache block identification: Tag Matching
 - Block replacement policy
 - Cache storage requirements
 - Unified vs. Separate Cache
- CPU Performance Evaluation with Cache:
 - Average Memory Access Time (AMAT)
 - Memory Stall cycles
 - Memory Access Tree

For Ideal Memory:

Memory Access Time = 1 CPU Cycle

- **Cache exploits memory access locality to:**
- Lower AMAT by hiding long main memory access latency.
 Thus cache is considered a memory latency-hiding technique.
- Lower demands on main memory bandwidth.

4th Edition Chapter 5.1-5.3 - 3rd Edition Chapter 7.1-5.3

Removing The Ideal Memory Assumption

- So far we have assumed that <u>ideal memory</u> is used for both instruction and data memory in all CPU designs considered:
 - Single Cycle, Multi-cycle, and Pipelined CPUs.
- <u>Ideal memory</u> is characterized by <u>a short delay or memory access</u> time (one cycle) comparable to other components in the datapath.
 - i.e 2ns which is similar to ALU delays.
- Real memory utilizing Dynamic Random Access Memory (DRAM) has a much higher access time than other datapath components (80ns or more).

 [Memory Access Time >> 1 CPU Cycle]
- Removing the ideal memory assumption in CPU designs leads to a large increase in clock cycle time and/or CPI greatly reducing CPU performance.

Ideal Memory Access Time ≤ 1 CPU Cycle Real Memory Access Time >> 1 CPU cycle

EECC550 - Shaaban

As seen next

Removing The Ideal Memory Assumption

- For example if we use real (non-ideal) memory with 80 ns access time (instead of 2ns) in our CPU designs then:
- Single Cycle CPU:
 - Loads will require 80ns + 1ns + 2ns + 80ns + 1ns = 164ns = C
 - The CPU clock cycle time C increases from 8ns to 164ns (125MHz to 6 MHz)
 - CPU is 20.5 times slower

Multi Cycle CPU:

- To maintain a CPU cycle of 2ns (500MHz) instruction fetch and data memory now take 80/2 = 40 cycles each resulting in the following CPIs
 - Arithmetic Instructions CPI = 40 + 3 = 43 cycles
 - Jump/Branch Instructions CPI = 40 + 2 = 42 cycles
 - Store Instructions CPI = 80 + 2 = 82 cycles
 - Load Instructions CPI = 80 + 3 = 83 cycles
 - Depending on instruction mix, <u>CPU is 11-20 times slower</u>


• Pipelined CPU:

- To maintain a CPU cycle of 2ns, a pipeline with 83 stages is needed.
- Data/Structural hazards over instruction/data memory access may lead to <u>40 or 80</u> <u>stall cycles</u> per instruction.
- Depending on instruction mix CPI increases from 1 to 41-81 and the <u>CPU is 41-81</u> times slower!

T = I x CPI x C I Ideal Memory Access Time ≤ 1 CPU Cycle Real Memory Access Time >> 1 CPU cycle

Main Memory

- Realistic main memory generally utilizes Dynamic RAM (DRAM), which use a single transistor to store a bit, but require a periodic data refresh by reading every row (~every 8 msec).
- DRAM is not ideal memory requiring possibly 80ns or more to access.
- <u>Static RAM (SRAM)</u> may be used as ideal main memory if the added expense, low density, high power consumption, and complexity is feasible (e.g. Cray Vector Supercomputers).
- Main memory performance is affected by: Will be explained later on
 - Memory latency: Affects cache miss penalty. Measured by:
 - Access time: The time it takes between a memory access request is issued to main memory and the time the requested information is available to cache/CPU.
 - <u>Cycle time:</u> The minimum time between requests to memory (greater than access time in DRAM to allow address lines to be stable)
 - Peak Memory bandwidth: The maximum sustained data transfer rate between main memory and cache/CPU.
 EECC550 Shaaban



Key DRAM Speed Parameters

• Row Access Strobe (RAS)Time:


- Minimum time from RAS (Row Access Strobe) line falling to the first valid data output.
- A major component of <u>memory latency and access time.</u>
- Only improves 5% every year.

• Column Access Strobe (CAS) Time/data transfer time:

- The minimum time required to read additional data by changing column address while keeping the same row address.
- Along with memory bus width, determines peak memory bandwidth.

Example: for a memory with 8 bytes wide bus with RAS = 40 ns and CAS = 10 ns and the following simplified memory timing

Memory Latency = RAS + CAS = 50 ns (to get first 8 bytes of data)




Peak Memory Bandwidth = Bus width / CAS = $8 \times 100 \times 10^6 = 800$ Mbytes/s

Minimum Miss penalty to fill a cache line with 32 byte block size = 80 ns (miss penalty)

- Will be explained later on


DRAM Generations



Memory Hierarchy: Motivation Processor-Memory (DRAM) Performance Gap

i.e. Gap between memory access time (latency) and CPU cycle time

<u>Memory Access Latency:</u> The time between a memory access request is issued by the processor and the time the requested information (instructions or data) is available to the processor.



Processor-DRAM Performance Gap: Impact of Real Memory on CPI

- To illustrate the performance impact of using <u>non-ideal memory</u>, we assume a single-issue pipelined RISC CPU with ideal CPI = 1.
- Ignoring other factors, the minimum cost of a full memory access in terms of number of wasted CPU cycles (added to CPI):

Year	CPU speed MHZ	CPU cycle ns	Memory Access ns	Minimum CPU memory stall cycles or instructions wasted i.e wait cycles added to CPI
1986:	8	125	190	190/125 - 1 = 0.5
1989:	33	30	165	165/30 - 1 = 4.5
1992:	60	16.6	120	120/16.6 -1 = 6.2
1996:	200	5	110	110/5 - 1 = 21
1998:	300	3.33	100	100/3.33 - 1 = 29
2000:	1000	1	90	90/1 - 1 = 89
2002:	2000	.5	80	80/.5 - 1 = 159
2004:	3000	.333	60	60.333 - 1 = 179 Or more 200+ Cycles

Ideal Memory Access Time ≤ 1 CPU Cycle Real Memory Access Time >> 1 CPU cycle

Memory Hierarchy: Motivation

- The gap between CPU performance and main memory has been widening with higher performance CPUs creating performance bottlenecks for memory access instructions.

 | For Ideal Memory: Memory Access Time ≤ 1 CPU cycle |
- The memory hierarchy is organized into several levels of memory with the smaller, faster memory levels closer to the CPU: registers, then primary Cache Level (L_1) , then additional secondary cache levels $(L_2, L_3...)$, then main memory, then mass storage (virtual memory).
- Each level of the hierarchy is usually a subset of the level below: data found in a level is also found in the level below (farther from CPU) but at lower speed (longer access time).
- Each level maps addresses from a larger physical memory to a smaller level of physical memory closer to the CPU.
- This concept is greatly aided by the <u>principal of locality both temporal</u> and <u>spatial</u> which indicates that programs tend to reuse data and instructions that they have used recently or those stored in their vicinity leading to <u>working set</u> of a program.

Memory Hierarchy: Motivation The Principle Of Locality

• Programs usually access a relatively small portion of their address space (instructions/data) at any instant of time (program working set).

Thus: Memory Access Locality \rightarrow Program Working Set

Two Types of access locality:

1 – <u>Temporal Locality:</u> If an item (instruction or data) is referenced, it will tend to be referenced again soon.

• e.g. instructions in the body of inner loops

2 – <u>Spatial locality:</u> If an item is referenced, items whose addresses are close will tend to be referenced soon.

- e.g. <u>sequential instruction</u> execution, <u>sequential access</u> to elements of <u>array</u>
- The presence of locality in program behavior (memory access patterns), makes it possible to satisfy a large percentage of program memory access needs (both instructions and data) using <u>faster</u> memory levels (<u>cache</u>) <u>with much less capacity</u> than program address space.

Cache utilizes faster memory (SRAM)

EECC550 - Shaaban

Often used data + instructions


Access Locality & Program Working Set

- Programs usually access a relatively small portion of their address space (instructions/data) at any instant of time (program working set).
- The presence of <u>locality</u> in program behavior and <u>memory access patterns</u>, makes it possible to satisfy a large percentage of program memory access needs using <u>faster</u> memory levels with <u>much less capacity</u> than program address space.


 (i.e Cache)

 Using Static RAM (SRAM)


Program Instruction Address Space




Program Data Address Space



Locality in program memory access → **Program Working Set**



Levels of The Memory Hierarchy




A Typical Memory Hierarchy (With Two Levels of Cache)

← Faster

Larger Capacity →

Ks

Size (bytes): 100s



Ms

#15 Lec # 8 Winter 2012 1-29-2013

EECC550 - Shaaban

(10s sec)

Ts

(10s ms)

Gs

Memory Hierarchy Operation

• If an instruction or operand is required by the CPU, the levels of the memory hierarchy are searched for the item starting with the level closest to the CPU (Level 1 cache): $\boxed{L_1 \text{ Cache}}$

```
Hit rate for level
one cache = H<sub>1</sub>
```

If the item is found, it's delivered to the CPU resulting in <u>a cache</u> <u>hit</u> without searching lower levels.

Hit rate for level one cache = H_1

If the item is missing from an upper level, resulting in <u>a cache</u>
 miss, the level just below is searched. Miss rate for level one cache = 1 - Hit rate = 1 - H₁

- For systems with several levels of cache, the search continues with cache level 2, 3 etc.
- If all levels of cache report a miss then main memory is accessed for the item.
 - CPU \leftrightarrow cache \leftrightarrow memory: Managed by hardware.
- If the item is not found in main memory resulting in a page fault, then disk (virtual memory), is accessed for the item.
 - Memory \leftrightarrow disk: Managed by the operating system with hardware support

Memory Hierarchy: Terminology

- A Block: The smallest unit of information transferred between two levels.
- <u>Hit:</u> Item is found in some block in the upper level (example: Block X)
- e. g. H1
- Hit Rate: The fraction of memory access found in the upper level.
- Hit Time: Time to access the upper level which consists of

Hit rate for level one cache = H_1

(S)RAM access time + Time to determine hit/miss

Ideally = 1 Cycle

- Miss: Item needs to be retrieved from a block in the lower level (Block Y)
- e. g. 1- H1 Miss Rate = 1 (Hit Rate)

Miss rate for level one cache = $1 - \text{Hit rate} = 1 - \text{H}_1$

- Miss Penalty: Time to replace a block in the upper level +
 M
 Time to deliver the missed block to the processor
- **Hit Time << Miss Penalty M** Level 1 (L₁) Cache **Lower Level Upper Level Memory** To Processor **Ideally = 1 Cycle Memory Or Miss Time** (Fetch/Load) e.g main memory M Stall Blk X cvcles From Processor on a miss Blk Y Miss (Store) e.g cache Typical Cache Block (or line) Size: 16-64 bytes A block

Hit if block is found in cache

#17 Lec # 8 Winter 2012 1-29-2013

Basic Cache Concepts

- Cache is the first level of the memory hierarchy once the address leaves the CPU and is searched first for the requested data.
- If the data requested by the CPU is present in the cache, it is retrieved from cache and the data access is <u>a cache hit</u> otherwise <u>a cache miss</u> and data must be read from main memory.
- On a cache miss a block of data must be brought in from main memory to cache to possibly <u>replace</u> an existing cache block.
- The allowed block addresses where blocks can be mapped (placed) into cache from main memory is determined by <u>cache placement</u> <u>strategy</u>.
- Locating a block of data in cache is handled by cache <u>block</u> <u>identification mechanism (tag checking)</u>.
- On a cache miss choosing the cache block being removed (replaced) is handled by the <u>block replacement strategy</u> in place.

Cache Design & Operation Issues

Q1: Where can a block be placed cache?

Block placement/mapping

(Block placement strategy & Cache organization)

• Fully Associative, Set Associative, Direct Mapped.

How many cache frames per set?

Very complex

Most common

Simple but suffers from conflict misses

Q2: How is a block found if it is in cache?

Locating a block

(Block identification)

Cache Hit/Miss?

• Tag/Block.

Tag Matching

Q3: Which block should be replaced on a miss?

(Block replacement policy)

Block replacement


Random, Least Recently Used (LRU), FIFO.

Cache Block Frame

Cache is comprised of a number of cache block frames

Other status/access bits: (e,g. modified, read/write access bits)

<u>Data Storage:</u> Number of bytes is <u>the size of</u> <u>a cache block</u> or cache line size (Cached instructions or data go here)



<u>Valid Bit:</u> Indicates whether the cache block frame contains valid data

Tag: Used to identify if the address supplied matches the address of the data stored

The tag and valid bit are used to determine whether we have a cache hit or miss

Nominal Cache Size

Stated <u>nominal cache capacity or size</u> only accounts for space used to store instructions/data and <u>ignores</u> the storage needed for tags and status bits:

Nominal Cache Capacity = Number of Cache Block Frames x Cache Block Size


e.g For a cache with block size = 16 bytes and $1024 = 2^{10} = 1k$ cache block frames Nominal cache capacity = $16 \times 1k = 16$ Kbytes

Cache utilizes faster memory (SRAM)

Locating A Data Block in Cache

- Each block frame in cache has an address tag.
- The tags of every cache block that might contain the required data are checked or searched in parallel. **Tag Matching**
- A valid bit is added to the tag to indicate whether this entry contains a valid address.
- The byte address from the CPU to cache is divided into:
 - A block address, further divided into:
 - 1 An index field to choose/map a block set in cache. (no index field when fully associative).
 - ² A tag field to search and match addresses in the selected set.
 - A byte block offset to select the data from the block. | 3

Index = Mapping



Cache Organization & Placement Strategies

How many cache frames per set? One = Direct Mapped (One-Way Set Associative) More than one = Set Associative All = Fully Associative

Placement strategies or mapping of a main memory data block onto cache block frame addresses divide cache into three organizations:

Direct mapped cache: A block can be placed in only one location (cache block frame), given by the mapping function:

Least complex to implement suffers from conflict misses

Mapping Function

index= (Block address) MOD (Number of blocks in cache)

2 <u>Fully associative cache:</u> A block can be placed anywhere in cache. (no mapping function).

Most complex cache organization to implement

= Frame #

3 <u>Set associative cache:</u> A block can be placed in a restricted set of places, or cache block frames. A set is a group of block frames in the cache. A block is first mapped onto the set and then it can be placed anywhere within the set. <u>The set</u> in this case is chosen by:

Mapping Function

index = (Block address) MOD (Number of sets in cache) <

= **Set** #


If there are n blocks in a set the cache placement is called n-way set-associative.

Most common cache organization

Address Field Sizes/Mapping

Physical Byte Address Generated by CPU -

(The size of this address depends on amount of cacheable physical main memory)



Tag size = address size - index size - offset size

Mapping function: (From memory block to cache)

Cache set or block frame number = Index =

= (Block Address) MOD (Number of Sets)


Fully associative cache has no index field or mapping function (fully associative just has one set)

EECC550 - Shaaban

#23 Lec # 8 Winter 2012 1-29-2013

Number of Sets

in cache



4KB Direct Mapped Cache Example Tag

4 Kbytes = Nominal Cache Capacity


 $1K = 2^{10} = 1024$ Blocks Each block = one word

Can cache up to 2^{32} bytes = 4 GB of memory

Mapping function:

Cache Block frame number = (Block address) MOD (1024)

i.e . Index field or 10 low bits of block address



Mapping Address from CPU Index field Byte Address (showing bit positions) (10 bits) 31 30 ...13 12 11 ...2, 1 0 Tag field (20 bits) 20 10 Hit Data Tag **Block offset** Index (2 bits) Index Valid Tag Data 2 **SRAM** 1021 1022 1023 20 32 **Tag Matching Hit or Miss Logic** (Hit or Miss?) Direct mapped cache is the least complex cache organization in terms of tag matching and Hit/Miss Logic complexity

Direct Mapped Cache Operation Example

•	Given a	series o	of 16	memory	address	references	given	as word	addresses:
			-				~		

Here:

1, 4, 8, 5, 20, 17, 19, 56, 9, 11, 4, 43, 5, 6, 9, 17.

Block Address = Word Address

- Assume <u>a direct mapped cache</u> with <u>16 one-word blocks</u> that is initially empty, label each reference as a hit or miss and show the final content of cache
- Here: Block Address = Word Address Mappin

Mapping Function = (Block Address) MOD 16 = Index

Cache Block		1	4	8	5	20	17	19	56	9	11	4	43	5	6	9	17	
Frame#		Miss	Hit	Miss	Hit	Hit	Hit/Miss											
0																		
1		1	1	1	1	1	17	17	17	17	17	17	17	17	17	17	17	
2																		
3								19	19	19	19	19	19	19	19	19	19	
4			4	4	4	20	20	20	20	20	20	4	4	4	4	4	4	
5					5	5	5	5	5	5	5	5	5	5	5	5	5	
6															6	6	6	
7																		
8				8	8	8	8	8	56	56	56	56	56	56	56	56	56	
9										9	9	9	9	9	9	9	9	
10																		
11											11	11	43	43	43	43	43	
12																		
13																		
14																		
15																		

Initial

Cache Content After Each Reference

Final Cook


Cache Content

(empty)

Hit Rate = # of hits / # memory references = 3/16 = 18.75%

Cache Content

Mapping Function = Index = (Block Address) MOD 16 i.e 4 low bits of block address



Direct Mapped Cache Operation Example


With Larger Cache Block Frames

• Given the same series of 16 memory address references given as word addresses:

1, 4, 8, 5, 20, 17, 19, 56, 9, 11, 4, 43, 5, 6, 9, 17.

- Assume a direct mapped cache with <u>four word blocks</u> and a total of 16 words that is initially empty, label each reference as a hit or miss and show the final content of cache
- Cache has 16/4 = 4 cache block frames (each has four words)
- Here: Block Address = Integer (Word Address/4)

i.e We need to find block addresses for mapping




Initial
Cache
Content
(empty)


Starting word address of Cache Frames Content After Each Reference Final Cache Content


Hit Rate = # of hits / # memory references = 6/16 = 37.5%

Here: Block Address ≠ Word Address



Tag **Cache Organization:** Data **Cache Block Frame Set Associative Cache** Why set associative? One-way set associative Set associative cache reduces cache misses by reducing conflicts (direct mapped) between blocks that would have been mapped to the same cache Block Tag Data block frame in the case of direct mapped cache 1-way set associative: 0 (direct mapped) Two-way set associative 1 block frame per set Set Tag Data Tag Data Here 8 sets 0 2-way set associative: 2 blocks frames per set 1 2 Here 4 sets 5 3 6 7 4-way set associative: Here 2 sets 4 blocks frames per set Four-way set associative Tag Data Tag Data Tag Data Set 8-way set associative: 8 blocks frames per set 1 In this case it becomes fully associative since total number of block frames = 8Eight-way set associative (fully associative) Tag Data One set (no mapping) EECC550 - Shaaban A cache with a total of 8 cache block frames shown #30 Lec # 8 Winter 2012 1-29-2013





Cache Replacement Policy

Which block to replace on a cache miss?

When a cache miss occurs the cache controller may have to select a block of cache data to be removed from a cache block frame and replaced with the requested data, such a block is selected by one of three methods:

(No cache replacement policy in direct mapped cache) No choice on which block to replace

- **Random:**
 - Any block is randomly selected for replacement providing uniform allocation.
 - Simple to build in hardware. Most widely used cache replacement strategy.
- **Optimal? Least-recently used (LRU):**
 - Accesses to blocks are recorded and and the block replaced is the one that was not used for the longest period of time.
 - Full LRU is expensive to implement, as the number of blocks to be tracked increases, and is usually approximated by block usage bits that are cleared at regular time intervals.
- First In, First Out (FIFO):
 - Because LRU can be complicated to implement, this approximates LRU by determining the oldest block rather than LRU

Miss Rates for Caches with Different Size, Associativity & Replacement Algorithm Sample Data

Nominal

Associativity:	2-	way	4-way	8-way				
\ Size	LRU	Random	LRU Random	LRU	Random			
16 KB	5.18%	5.69%	4.67% 5.29%	4.39%	4.96%			
64 KB	1.88%	2.01%	1.54% 1.66%	1.39%	1.53%			
256 KB	1.15%	1.17%	1.13% 1.13%	1.12%	1.12%			

Lower miss rate is better

Program steady state cache miss rates are given Initially cache is empty and miss rates ~ 100%

FIFO replacement miss rates (not shown here) is better than random but worse than LRU

For SPEC92

Miss Rate = 1 - Hit Rate = 1 - H1

2-Way Set Associative Cache Operation Example

Given the same series of 16 memory address references given as word addresses: | Here: Block Address = Word Address

1, 4, 8, 5, 20, 17, 19, 56, 9, 11, 4, 43, 5, 6, 9, 17. (LRU Replacement)

- Assume a two-way set associative cache with one word blocks and a total size of 16 words that is initially empty, label each reference as a hit or miss and show the final content of cache
- **Here:** Block Address = Word Address Mapping Function = Set # = (Block Address) MOD 8

Cache Set #		1	4	8	5	20	17	19	56	9	11	4	43	5	6	9	17	
вес п		Miss	Miss	Miss	Miss	Miss	Miss	Miss	Miss	Miss	Miss	Hit	Miss	Hit	Miss	Hit	Hit	Hit/Miss
				8	8	8	8	8	8	8	8	8	8	8	8	8	8	LRU
0									56	56	56	56	56	56	56	56	56	
1		1	1	1	1	1	1	1	1	9	9	9	9	9	9	9	9	LRU
I							17	17	17	17	17	17	17	17	17	17	17	
2																		
3								19	19	19	19	19	43	43	43	43	43	
						4					11	11	11	11	11	11	11	LRU
4			4	4	4	20	20	20	4 20	4 20	4 20	20	20	20	20	20	20	IDI
	<u> </u>				5	5	5	5	5	5	5	5	5	5	5	5	5	LRU
5						<u> </u>								<u> </u>				
															6	6	6	
6																		
7																		
/																		

Initial Cache

Cache Content After Each Reference

Final Cache

Content (empty)

Hit Rate = # of hits / # memory references = 4/16 = 25%

Content

Replacement policy: LRU = Least Recently Used


Cache Organization/Addressing Example


- Given the following:
 - A single-level L_1 cache with 128 cache block frames
 - Each block frame contains four words (16 bytes) i.e block size = 16 bytes


- 16-bit memory addresses to be cached (64K bytes main memory or 4096 memory blocks) $64 \text{ K bytes} = 2^{16} \text{ bytes}$

Thus byte address size = 16 bits

- Show the cache organization/mapping and cache address fields for:
 - Direct mapped cache.
 - 2-way set-associative cache.
 - Fully Associative cache.







Calculating Number of Cache Bits Needed





Cache Block Frame (or just cache block)

Address Fields

• How many total bits are needed for a direct- mapped cache with 64 KBytes of data and one word blocks, assuming a 32-bit address?

- 64 Kbytes = 16 K words = 2^{14} words = 2^{14} blocks

i.e nominal cache Capacity = 64 KB

- Block size = 4 bytes => offset size = $log_2(4) = 2$ bits,

Number of cache block frames

Size Of One
Frame In Bits — Tag s

- #sets = #blocks = 2¹⁴ => index size = 14 bits

 Tag size = address size index size offset size = 32 14 2 = 16 bits
- Bits/block = data bits + tag bits + valid bit = 32 + 16 + 1 = 49 -
- Bits in cache = #blocks x bits/block = 2^{14} x 49 = 98 Kbytes

Actual number of bits in a cache block frame

- How many total bits would be needed for a 4-way set associative cache to store the same amount of data?
 - Block size and #blocks does not change.

#sets = #blocks/4 = $(2^{14})/4$ = 2^{12} => index size = 12 bits

Size Of One Frame In Bits

- Tag size = address size index size offset = 32 12 2 = 18 bits
- Bits/block = data bits + tag bits + valid bit = 32 + 18 + 1 = 51
- Bits in cache = #blocks x bits/block = 2^{14} x 51 = 102 Kbytes
- Increase associativity => increase bits in cache

Word = 4 bytes

More bits in tag, Why?

 $1 k = 1024 = 2^{10}$

Calculating Cache Bits Needed

Block Address		Block offset
Tag	Index	Diock office

v Tag

Data

Cache Block Frame (or just cache block)

Address Fields

- How many total bits are needed for a direct- mapped cache with 64 KBytes of data and 8 word (32 byte) blocks, assuming a 32-bit address (it can cache 2³² bytes in memory)?
 - 64 Kbytes = 2^{14} words = $(2^{14})/8 = 2^{11}$ blocks Number of cache block frames
 - block size = 32 bytes
 - => offset size = block offset + byte offset = $log_2(32) = 5$ bits,
 - #sets = #blocks = 2^{11} => index size = 11 bits
 - tag size = address size index size offset size = 32 11 5 = 16 bits
 - bits/block = data bits + tag bits + valid bit = $8 \times 32 + 16 + 1 = 273$ bits
 - bits in cache = #blocks x bits/block = 2^{11} x 273 = 68.25 Kbytes
- Increase block size => decrease bits in cache.

Actual number of bits in a cache block frame

Fewer cache block frames thus fewer tags/valid bits

Word = 4 bytes $1 k = 1024 = 2^{10}$

Unified vs. Separate Level 1 Cache


• <u>Unified Level 1 Cache (Princeton Memory Architecture).</u>

AKA Shared Cache

A single level $1(L_1)$ cache is used for both instructions and data.

Or Split

• Separate instruction/data Level 1 caches (Harvard Memory Architecture): The level 1 (L_1) cache is split into two caches, one for instructions (instruction cache, L_1 I-cache) and the other for data (data cache, L_1 D-cache).



Memory Hierarchy/Cache Performance: Average Memory Access Time (AMAT), Memory Stall cycles

- The Average Memory Access Time (AMAT): The number of cycles required to complete an average memory access request by the CPU.
- <u>Memory stall cycles per memory access:</u> The number of stall cycles added to CPU execution cycles for one memory access.
- Memory stall cycles per average memory access = (AMAT -1)
- For ideal memory: AMAT = 1 cycle, this results in zero memory stall cycles.
- Memory stall cycles per average instruction =

Number of memory accesses per instruction

Instruction x Memory stall cycles per average memory access

= (1 + fraction of loads/stores) x (AMAT -1)

Base $CPI = CPI_{execution} \neq CPI$ with ideal memory

CPI = **CPI**_{execution} + **Mem Stall cycles per instruction**

Cache Performance: Single Level L1 Princeton (Unified) Memory Architecture

CPUtime = Instruction count x CPI x Clock cycle time

 $CPI_{execution} = CPI$ with ideal memory

CPI = **CPI**_{execution} + **Mem Stall cycles per instruction**

Mem Stall cycles per instruction =

Memory accesses per instruction x Memory stall cycles per access

i.e No hit penalty

Assuming no stall cycles on a cache hit (cache access time = 1 cycle, stall = 0)

Cache Hit Rate = H1

Miss Rate = 1- H1

Miss Penalty = M

Memory stall cycles per memory access = Miss rate x Miss penalty = (1-H1) x M

AMAT = 1 + Miss rate x Miss penalty = 1 + (1 - H1) x M

 $+H1 \times 0$

Memory accesses per instruction = (1 + fraction of loads/stores)

Miss Penalty = M = the number of stall cycles resulting from missing in cache

= Main memory access time - 1

Thus for a unified L1 cache with no stalls on a cache hit:


CPI = CPI_{execution} + (1 + fraction of loads/stores) x (1 - H1) x M AMAT = 1 + (1 - H1) x M

 $\begin{aligned} CPI &= CPI_{execution} \ + \ (1 + fraction \ of \ loads \ and \ stores) \ x \ stall \ cycles \ per \ access \\ &= CPI_{execution} \ + \ (1 + fraction \ of \ loads \ and \ stores) \ x \ (AMAT - 1) \end{aligned}$

EECC550 - Shaaban

#44 Lec # 8 Winter 2012 1-29-2013

Memory Access Tree: For Unified Level 1 Cache



Cache Performance Example

- Suppose a CPU executes at Clock Rate = 200 MHz (5 ns per cycle) with a single level of cache.
- $CPI_{execution} = 1.1$ (i.e base CPI with ideal memory)
- Instruction mix: 50% arith/logic, 30% load/store, 20% control
- Assume a cache miss rate of 1.5% and a miss penalty of M=50 cycles.

CPI = **CPI**_{execution} + **mem stalls per instruction**

Mem Stalls per instruction =

1- H1) N

Mem accesses per instruction x Miss rate x Miss penalty

Mem accesses per instruction = 1 + .3 = 1.3

Instruction fetch

Load/store

Mem Stalls per memory access = $(1-H1) \times M = .015 \times 50 = .75$ cycles AMAT = 1 + .75 = 1.75 cycles

Mem Stalls per instruction = $1.3 \times .015 \times 50 = 0.975$

CPI = 1.1 + .975 = 2.075

The ideal memory CPU with no misses is 2.075/1.1 = 1.88 times faster

Cache Performance Example

- Suppose for the <u>previous example</u> we <u>double the clock rate</u> to 400 MHz, how much faster is this machine, assuming similar miss rate, instruction mix?
- Since memory speed is not changed, the miss penalty takes more CPU cycles: Now M = 100


Miss penalty =
$$M = 50 \times 2 = 100 \text{ cycles}$$
. (was 50 cycles)
 $CPI = 1.1 + 1.3 \times .015 \times 100 = 1.1 + 1.95 = 3.05$

Speedup =
$$(CPI_{old} \times C_{old})/(CPI_{new} \times C_{new})$$


= 2.075 x 2 / 3.05 = 1.36

The new machine is only 1.36 times faster rather than 2 times faster due to the increased effect of cache misses.

→ CPUs with higher clock rate, have more cycles per cache miss and more memory impact on CPI.



Memory Access Tree For Separate Level 1 Caches



% Instructions = Percentage or fraction of instruction fetches out of all memory accesses

% Data = Percentage or fraction of data accesses out of all memory accesses

EECC550 - Shaaban

#49 Lec # 8 Winter 2012 1-29-2013

Split L1 Cache Performance Example

- Suppose a CPU uses separate level one (L1) caches for instructions and data (Harvard memory architecture) with different miss rates for instruction and data access:
 - CPI_{evecution} = 1.1 (i.e base CPI with ideal memory)
 - Instruction mix: 50% arith/logic, 30% load/store, 20% control
 - Assume a cache miss rate of 0.5% for instruction fetch and a cache data miss rate of 6%.
 - A cache hit incurs no stall cycles while a cache miss incurs 200 stall cycles for both memory reads and writes.
- Find the resulting stalls per access, AMAT and CPI using this cache?

CPI = **CPI**_{execution} + mem stalls per instruction

Memory Stall cycles per instruction = Instruction Fetch Miss rate x Miss Penalty +
Data Memory Accesses Per Instruction x Data Miss Rate x Miss Penalty

Memory Stall cycles per instruction = $0.5/100 \times 200 + 0.3 \times 6/100 \times 200 = 1 + 3.6 = 4.6$ cycles

Stall cycles per average memory access = 4.6/1.3 = 3.54 cycles

AMAT = 1 + Stall cycles per average memory access = 1 + 3.54 = 4.54 cycles

 $CPI = CPI_{execution} + mem stalls per instruction = 1.1 + 4.6 = 5.7 cycles$

• What is the miss rate of a single level unified cache that has the same performance?

4.6 = 1.3 x Miss rate x 200 which gives a miss rate of 1.8 % for an equivalent unified cache

• How much faster is the CPU with ideal memory?

The CPU with ideal cache (no misses) is 5.7/1.1 = 5.18 times faster

With no cache at all the CPI would have been = 1.1 + 1.3 X 200 = 261.1 cycles!!

EECC550 - Shaaban

 \mathbf{M}

Memory Access Tree For Separate Level 1 Caches Example For Last Example 30% of all instructions executed are loads/stores, thus: Fraction of instruction fetches out of all memory accesses = 1/(1+0.3) = 1/1.3 = 0.769 or 76.9 % Fraction of data accesses out of all memory accesses = 0.3/(1+0.3) = 0.3/1.3 = 0.231 or 23.1 % **CPU Memory Access** 100% **Split** % Instructions = % data = 0.231 or 23.1 % 0.769 or 76.9 % Instruction Data 0.231 x 0.94 0.231×0.06 %instructions x %instructions % data x Data H1 Instruction H1) % data x (1 - Data H1) x (1 - Instruction H1) = .2169 or 21.69 % = .765 or 76.5 % = 0.01385 or 1.385 % = 0.003846 or 0.3846 % 0.769 x 0.995 0.769×0.005 **Instruction L1 Hit: Instruction L1 Miss:** Data L1 Hit: Data L1 Miss: Access Time = M + 1 = 201Hit Access Time = 1Hit Access Time: = 1 Access Time = M + 1 = 201Stalls Per access = M = 200Stalls = 0Stalls = 0Stalls per access: M = 200Stalls = %instructions x (1 - Instruction H1) x M Stalls = % data x (1 - Data H1) x M $= 0.003846 \times 200 = 0.7692$ cycles Ideal access on a hit, no stalls $= 0.01385 \times 200 = 2.769 \text{ cycles}$ Ideal access on a hit, no stalls Stall Cycles Per Access = % Instructions x (1 - Instruction H1) x M + % data x (1 - Data H1) x M = 0.7692 + 2.769 = 3.54 cycles AMAT = 1 + Stall Cycles per access = 1 + 3.5 = 4.54 cyclesStall cycles per instruction = $(1 + \text{fraction of loads/stores}) \times \text{Stall Cycles per access} = 1.3 \times 3.54 = 4.6 \text{ cycles}$ $CPI = CPI_{execution} + Stall cycles per instruction = 1.1 + 4.6 = 5.7$ Given as 1.1 M = Miss Penalty = stall cycles per access resulting from missing in cache = 200 cycles M + 1 = Miss Time = Main memory access time = 200+1 = 201 cyclesL1 access Time = 1 cycle Data H1 = 0.94 or 94%1- Data H1 = 0.06 or 6%Instruction H1 = 0.995 or 99.5%1- Instruction H1 = 0.005 or 0.5%EECC550 - Shaaban % Instructions = Percentage or fraction of instruction fetches out of all memory accesses = 76.9 % % Data = Percentage or fraction of data accesses out of all memory accesses = 23.1 % #51 Lec # 8 Winter 2012 1-29-2013

Typical Cache Performance Data Usually: Data Miss Rate >> Instruction Miss Rate (for split cache) Usually: Data Miss Rate >> Instruction Miss Rate (for split cache) Using SPEC92

Size	Instruction cache	Data cache	Unified cache
1 KB	3.06%	24.61%	13.34%
2 KB	2.26%	20.57%	9.78%
4 KB	1.78%	15.94%	7.24%
8 KB	1.10%	10.19%	4.57%
16 KB	0.64%	6,47%	2.87%
32 KB	0.39%	4.82%	1.99%
64 KB	0.15%	3.77%	1.35%
128 KB	0.02%	2.88%	0.95%

1 – Instruction H1

1 – Data H1

1 - H1

Miss rates for instruction, data, and unified caches of different sizes.

Program steady state cache miss rates are given Initially cache is empty and miss rates $\sim 100\%$