

System Bus = CPU-Memory Bus = Front Side Bus (FSB)

#1 Lec # 9 Winter 2012 2-7-2013



Addressing The CPU/Memory Performance Gap:

### Memory Access Latency Reduction & Hiding Techniques

**Memory Latency Reduction Techniques:** 

**Reduce it!** 

Hide it!

- <u>Faster Dynamic RAM (DRAM) Cells:</u> Depends on VLSI processing technology.
- <u>Wider Memory Bus Width:</u> Fewer memory bus accesses needed (e.g 128 vs. 64 bits)
- <u>Multiple Memory Banks:</u> Basic Memory Bandwidth – At DRAM chip level (SDR, DDR, DDR2 SDRAM), module or channel levels. Basic Memory Bandwidth Improvement/Miss Penalty

Reduction Techniques

- Integration of Memory Controller with Processor: e.g AMD's current processor architecture
- <u>New Emerging Faster RAM Technologies:</u> e.g. Magnetoresistive Random Access Memory (MRAM)

#### **Memory Latency Hiding Techniques:**

<u>Memory Hierarchy:</u> One or more levels of smaller and faster memory (SRAM-based <u>cache</u>) on- or off-chip that exploit <u>program access locality</u> to hide long main memory latency.

 <u>Pre-Fetching:</u> Request instructions and/or data from memory before actually needed to hide long memory access latency.

#3 Lec # 9 Winter 2012 2-7-2013



#4 Lec # 9 Winter 2012 2-7-2013

# Main Memory

- Main memory generally utilizes Dynamic RAM (DRAM), which use a single transistor to store a bit, but require a periodic data refresh by reading every row increasing cycle time.
   DRAM: Slow but high density
- Static RAM may be used for main memory if the added expense, low density, high power consumption, and complexity is feasible (e.g. Cray Vector Supercomputers).
- Main memory performance is affected by:

SRAM: Fast but low density

- <u>Memory latency</u>: Affects cache miss penalty, M. Measured by:
  - <u>Memory Access time</u>: The time it takes between a memory access request is issued to main memory and the time the requested information is available to cache/CPU.
  - <u>Memory Cycle time:</u> The minimum time between requests to memory (greater than access time in DRAM to allow address lines to be stable)
- <u>Peak Memory bandwidth</u>: The maximum sustained data transfer rate between main memory and cache/CPU.
  - In current memory technologies (e.g Double Data Rate SDRAM) published peak memory bandwidth does not take account most of **the memory access latency**.
  - This leads to achievable <u>realistic memory bandwidth</u> < peak memory bandwidth

4<sup>th</sup> Edition: Chapter 5.2 3<sup>rd</sup> Edition: Chapter 7.3

Or maximum effective memory bandwidth





1 - Supply Row Address 2- Supply Column Address 3- Get Data

#7 Lec # 9 Winter 2012 2-7-2013



#8 Lec # 9 Winter 2012 2-7-2013

## **Simplified DRAM Speed Parameters**

- <u>Row Access Strobe (RAS)Time:</u> (similar to t<sub>RAC</sub>):
  - Minimum time from RAS (Row Access Strobe) line falling (activated) to the first valid data output.
  - <u>A major component of memory latency</u>.
    <u>A</u>
    Only improves ~ 5% every year.

And cache miss penalty M

#### Effective

Example

- <u>Column Access Strobe (CAS) Time/data transfer time:</u> (similar to t<sub>CAC</sub>)
  - The minimum time required to read additional data by changing column address while keeping the same row address.
  - Along with memory bus width, <u>determines peak memory</u>
     / <u>bandwidth</u>.
    - e.g For SDRAM Peak Memory Bandwidth = Bus Width  $/(0.5 \text{ x t}_{CAC})$ 
      - For PC100 SDRAM Memory bus width = 8 bytes  $t_{CAC} = 20$ ns
        - Peak Bandwidth =  $8 \times 100 \times 10^6$  =  $800 \times 10^6$  bytes/sec



## **DRAM Generations**

			Effective	~ <b>RAS</b> +		
Year	Size	RAS (ns)	CAS (ns)	Cycle Time	e Memory Type	Asyı
1980	64 Kb	150-180	75	250 ns	Page Mode	nchr
1983	256 Kb	120-150	50	220 ns	Page Mode	ono
1986	1 Mb	100-120	25	190 ns		us I
1989	4 Mb	80-100	20	165 ns	Fast Page Mode	<b>)R</b> A
1992	16 Mb	60-80	15	120 ns	EDO	M
1996	64 Mb	50-70	12	110 ns	PC66 SDRAM	Sy
1998	128 Mb	50-70	10	100 ns	PC100 SDRAM	nch
2000	256 Mb	45-65	7	90 ns	PC133 SDRAM	Iron
2002	512 Mb	40-60	5	80 ns	PC2700 DDR SDRAM	lous
	8000:1		15:1	3:1	↓ I I I I I I I I I I I I I I I I I I I	DR/
	(Capacity	/)	(~bandwidth)	(Latency	PC3200 DDR (2003)	M
2012	2 Gb		Peak		$\checkmark$	
		<b></b>		/	DDR2 SDRAM (2004)	
		A majo	or factor in cache n	niss penalty M	↓ DDR3 SDRAM (2008-?)	
				—— El	ECC550 - Shaaban	μ

#10 Lec # 9 Winter 2012 2-7-2013





### Simplified Asynchronous Fast Page Mode (FPM) DRAM Read Timing (late 80s)

Fast Page Mode Read FPM DRAM speed rated using tRAC ~ 50-70ns **RAS** Active RAS Precharge Precharge Precharge Precharge CAS Active CAS - tPC -Address Row Col. 4 Bus WE ← (memory access time) → tRAC Data D4Data 1 D2 D3 Bus **tCAC** tCAC. **tCAC tCAC** First 8 bytes Second 8 bytes etc. A read burst of length 4 shown Typical timing at 66 MHz : 5-3-3-3 (burst of length 4) For bus width = 64 bits = 8 bytes cache block size = 32 bytes It takes = 5+3+3+3 = 14 memory cycles or 15 ns x 14 = 210 ns to read 32 byte block Miss penalty for CPU running at 1 GHz = M = 15 x 14 = 210 CPU cyclesOne memory cycle at 66 MHz = 1000/66 = 15 CPU cycles at 1 GHz EECC550 - Shaaban 1 3 4

5 cycles

3 cycles 3 cycles

3 cycles



### Simplified Asynchronous Extended Data Out (EDO) DRAM Read Timing (early 90s)

• Extended Data Out DRAM operates in a similar fashion to Fast Page Mode DRAM except putting data from one read on the output pins at the same time the column address for the next read is being latched in.



#### **Basic Memory Bandwidth Improvement/Miss Penalty (M) Latency** Reduction Techniques

Wider Main Memory (CPU-Memory Bus): i.e wider FSB

Memory bus width is increased to a number of words (usually up to the size of a cache block).

- Memory bandwidth is proportional to memory bus width.
  - e.g Doubling the width of cache and memory doubles potential memory bandwidth
     available to the CPU. e.g 128 bit (16 bytes) memory bus instead of 64 bits (8 bytes) now 24 bytes (192 bits)
- The miss penalty is reduced since fewer memory bus accesses are needed to fill a cache block on a miss.

#### 2 Interleaved (Multi-Bank) Memory:

1

Memory is organized as a number of independent banks.

- Multiple interleaved memory reads or writes are accomplished by sending memory addresses to several memory banks at once or pipeline access to the banks.
- <u>Interleaving factor:</u> Refers to the <u>mapping</u> of memory addressees to memory banks. <u>Goal reduce bank conflicts.</u>

e.g. using 4 banks (width one word), bank 0 has all words whose address is:

(word address mod) 4 = 0

The above two techniques <u>can also be applied to any cache level</u> to reduce cache hit time and increase cache bandwidth.

EECC550 - Shaaban

#15 Lec # 9 Winter 2012 2-7-2013



Front Side Bus (FSB) = System Bus = CPU-memory Bus

#16 Lec # 9 Winter 2012 2-7-2013





### **Synchronous DRAM Generations Summary**

All Use: 1- Fixed Clock Rate 2- Burst-Mode 3- Multiple Banks per DRAM chip

For Peak Bandwidth: Initial burst latency not		SDR (Single Data Rate) SDRAM	DDR (Double Data Rate) SDRAM		
	en into account	SDR	DDR	DDR2	DDR3
	Year of Introduction	Late 1990's	2002	2004	2007
	# of Banks Per DRAM Chip	2	4	4	8
	Example	PC100	DDR400 (PC-3200)	DDR2-800 (PC2-6400)	DDR3-1600 (PC3-12800)
	Internal Base Frequency	100 MHz	200 MHz	200 MHz	200 MHz
	External Interface Frequency	100 MHz	200 MHz	400 MHz	800 MHz
	Peak Bandwidth (per 8 byte module)	0.8 GB/s (8 x 0.1)	3.2 GB/s (8 x 0.2 x 2)	6.4 GB/s (8 x 0.2 x 4)	12.8 GB/s (8 x 0.2 x 8)
	Latency Range	60-90 ns	45-60 ns	35-50 ns	30-45 ns

The latencies given only account for memory module latency and do not include <u>memory</u> <u>controller latency</u> or <u>other address/data line delays.</u> <u>Thus realistic access latency is longer</u>

All synchronous memory types above use burst-mode access with multiple memory banks per DRAM chip

#19 Lec # 9 Winter 2012 2-7-2013







### The Impact of Larger Cache Block Size on Miss Rate

• A larger cache block size improves cache performance by taking better advantage of <u>spatial</u> <u>locality</u> However, for a fixed cache size, larger block sizes mean fewer cache block frames



### **Memory Width, Interleaving: Performance Example**



Miss Penalty = M = Number of CPU stall cycles for an access missed in cache and satisfied by main memory



#25 Lec # 9 Winter 2012 2-7-2013

## X86 CPU Dual Channel PC3200 DDR SDRAM Sample (Realistic?) Latency Data



#26 Lec # 9 Winter 2012 2-7-2013

#### **X86 CPU Cache/Memory Performance Example:** AMD Athlon XP/64/FX Vs. Intel P4/Extreme Edition



#27 Lec # 9 Winter 2012 2-7-2013



## Virtual Memory: Overview

- Virtual memory controls two levels of the memory hierarchy:
  - Main memory (DRAM).
  - Mass storage (usually magnetic disks or SSDs).
- Main memory is divided into blocks allocated to different running processes in the system by the OS:
  - <u>Fixed size blocks</u>: <u>Pages</u> (size 4k to 64k bytes). (<u>Most common</u>)
  - <u>Variable size blocks</u>: <u>Segments</u> (largest size 2<sup>16</sup> up to 2<sup>32</sup>).
  - <u>Paged segmentation</u>: Large variable/fixed size segments divided into a number of fixed size pages (X86, PowerPC).
- At any given time, for any running process, <u>a portion of its data/code</u> is <u>loaded</u> (allocated) in main memory while the rest is available only in mass storage.
- A program code/data block needed for process execution and not present in main memory result in <u>a page fault</u> (address fault) and the page has to be loaded into main memory by the OS from disk <u>(demand paging)</u>.
- A program can be run in any location in main memory or disk by using a <u>relocation/mapping</u> mechanism controlled by the operating system which maps (translates) the address from virtual address space (logical program address) to physical address space (main memory, disk).
   EECC550 Shaaban

Using page tables

#29 Lec # 9 Winter 2012 2-7-2013

4<sup>th</sup> Edition in 5.4 (3<sup>rd</sup> Edition in 7.4)

## Virtual Memory: Motivation

- **Original Motivation:** 
  - Illusion of having more physical main memory (using demand paging) e.g Full address space for each running process
  - Allows program and data address <u>relocation</u> by automating the process of code and data movement between main memory and secondary storage. Demand paging

#### **Additional Current Motivation:**

- Fast process start-up.
- <u>Protection</u> from illegal memory access.
  - Needed for multi-tasking operating systems.
- Controlled code and data sharing among processes.
  - Needed for multi-threaded programs.
- **Uniform data access** 
  - Memory-mapped files
  - Memory-mapped network communication

e.g local vs. remote memory access

#30 Lec # 9 Winter 2012 2-7-2013

# **Paging Versus Segmentation**



inefficiency	of page)	memory)
Efficient disk traffic	Yes (adjust page size to balance access time and transfer time)	Not always (small segments may transfer just a few bytes)



### Virtual Address Space Vs. Physical Address Space

(logical)

Virtual memory stores only the <u>most often used portions</u> of a process address space in <u>main memory</u> and retrieves other portions from a disk as needed (<u>demand paging</u>).

The virtual-memory space is divided into pages identified by <u>virtual page</u> <u>numbers (VPNs)</u>, shown on the far left, which are mapped to page frames or <u>physical</u> <u>page numbers (PPNs)</u> or <u>page</u> <u>frame numbers (PFNs)</u>, in physical memory as shown on the right.

Paging is assumed here



Virtual Address Space = Process Logical Address Space

## **Basic Virtual Memory Management**

- Operating system makes decisions regarding which virtual (logical) pages of a process should be <u>allocated</u> in real physical memory and where (<u>demand paging</u>) assisted with hardware Memory Management Unit (MMU)
- On memory access -- If no valid virtual page to physical page translation (i.e page not allocated in main memory)
  - Page fault to operating system (e.g system call to handle page fault))
- **1** Operating system requests page from disk
- <u>-</u> Operating system chooses page for replacement
   writes back to disk if modified
- 3 Operating system allocates a page in physical memory and updates page table w/ new page table entry (PTE). Then restart faulting process

Paging is assumed

#33 Lec # 9 Winter 2012 2-7-2013

## **Typical Parameter Range For Cache & Virtual Memory**

Parameter	First-level cache	Virtual memory
Block (page) size	16-128 bytes	4096–65,536 bytes
Hit time	1-2 clock cycles	40–100 clock cycles
Miss penalty M	8-100 clock cycles	700,000-6,000,000 clock cycles
(Access time)	(6-60 clock cycles)	(500,000-4,000,000 clock cycles)
(Transfer time)	(2-40 clock cycles)	(200,000-2,000,000 clock cycles)
Miss rate	0.5-10%	0.00001-0.001%
Data memory size	0.016-1MB	16-8192 MB

Paging is assumed here



#34 Lec # 9 Winter 2012 2-7-2013

## **Virtual Memory Basic Strategies**

- <u>Main memory page placement(allocation)</u>: Fully associative placement or allocation (by OS) is used to lower the miss rate.
- <u>Page replacement:</u> The least recently used (LRU) page is replaced when a new page is brought into main memory from disk.
- <u>Write strategy:</u> Write back is used and only those pages changed in main memory are written to disk (dirty bit scheme is used).
- <u>Page Identification and address translation</u>: To locate pages in main memory <u>a page table</u> is utilized to translate from virtual page numbers (VPNs) to physical page numbers (PPNs). The page table is indexed by the virtual page number and contains the physical address of the page.
  - <u>In paging:</u> Offset is concatenated to this physical page address.
  - <u>In segmentation</u>: Offset is added to the physical segment address.
- Utilizing <u>address translation locality</u>, a translation look-aside buffer (<u>TLB</u>) is usually used to cache recent address translations (PTEs) and prevent a second memory access to read the page table.



#36 Lec # 9 Winter 2012 2-7-2013

## Virtual to Physical Address Translation: Page Tables

- Mapping information from virtual page numbers (VPNs) to physical page numbers is organized into <u>a page table</u> which is a collection of <u>page table entries (PTEs).</u>
- At the <u>minimum</u>, a PTE indicates whether its virtual page is in memory, on disk, or unallocated and the PPN (or PFN) if the page is allocated.
- Over time, virtual memory evolved to handle additional functions including data sharing, address-space protection and page level protection, so a typical PTE now contains additional information including:
  - <u>A valid bit</u>, which indicates whether the PTE contains a valid translation;
  - The <u>page's location</u> in memory (<u>page frame number, PFN</u>) or location on disk (for example, an offset into a swap file);
  - <u>The ID of the page's owner</u> (the address-space identifier (ASID), sometimes called Address Space Number (ASN) or access key;
  - The virtual page number (VPN);
  - <u>A reference bit</u>, which indicates whether the page was recently accessed;
  - <u>A modify bit</u>, which indicates whether the page was recently written; and
  - <u>Page-protection bits</u>, such as read-write, read only, kernel vs. user, and so on.

#37 Lec # 9 Winter 2012 2-7-2013

### Basic Mapping Virtual Addresses to Physical Addresses Using A Direct Page Table



#38 Lec # 9 Winter 2012 2-7-2013

## **Virtual to Physical Address Translation**





## Virtual Address Translation Using A Direct Page Table



#41 Lec # 9 Winter 2012 2-7-2013

### <u>Speeding Up Address Translation:</u> Translation Lookaside Buffer (TLB)

- **Translation Lookaside Buffer (TLB) :** Utilizing <u>address reference locality</u>, a small on-chip cache that contains recent address translations (PTEs). <u>i.e. recently used PTEs</u>
  - TLB entries usually 32-128
  - High degree of associativity usually used
  - <u>Separate</u> instruction TLB (I-TLB) and data TLB (D-TLB) are usually used.
  - A unified larger <u>second level TLB</u> is often used to improve TLB performance and reduce the associativity of level 1 TLBs.
- If a virtual address is found in TLB (<u>a TLB hit</u>), the page table in main memory is not accessed.
- <u>TLB-Refill:</u> If a virtual address is not found in TLB, <u>a TLB miss</u> (TLB fault) occurs and the system must search (walk) the page table for the appropriate entry and place it into the TLB this is accomplished by the <u>TLB-refill mechanism</u>.
- <u>Types of TLB-refill mechanisms:</u>

Fast but<br/>not flexibleHardware-managed TLB:A hardware finite state machineis used to refillIHardware-managed TLB:A hardware finite state machineis used to refillFlexible but<br/>slowerSoftware-managed TLB:TLB refill handled by the operating system. (MIPS,<br/>Alpha, UltraSPARC, HP PA-RISC, ...)

#42 Lec # 9 Winter 2012 2-7-2013

### **Speeding Up Address Translation:**

### **Translation Lookaside Buffer (TLB)**

- TLB: A small on-chip cache that contains recent address translations (PTEs).
- If a virtual address is found in TLB (a TLB hit), the page table in main memory is not accessed. PPN



## **Operation of The Alpha 21264 Data TLB** (DTLB) During Address Translation



#44

#44 Lec # 9 Winter 2012 2-7-2013



#45 Lec # 9 Winter 2012 2-7-2013

## **CPU Performance with Real TLBs**

When a real TLB is used with a TLB miss rate and a TLB miss penalty (time needed to refill the TLB) is used:

**CPI = CPI**<sub>execution</sub> + mem stalls per instruction + TLB stalls per instruction

Where:

Mem Stalls per instruction = Mem accesses per instruction x mem stalls per access

Similarly:

1 + fraction of loads and stores

TLB Stalls per instruction = Mem accesses per instruction x TLB stalls per access TLB stalls per access = TLB miss rate x TLB miss penalty

**Example:** (For unified single-level TLB)

Given:  $CPI_{execution} = 1.3$  Mem accesses per instruction = 1.4 Mem stalls per access = .5 TLB miss rate = .3% TLB miss penalty = 30 cycles What is the resulting CPU CPI? Mem Stalls per instruction =  $1.4 \times .5 = .7$  cycles/instruction TLB stalls per instruction =  $1.4 \times .5 = .7$  cycles/instruction =  $1.4 \times .003 \times 30 = .126$  cycles/instruction

CPI = 1.3 + .7 + .126 = 2.126

**CPI**<sub>execution</sub> = **Base CPI** with ideal memory

#46 Lec # 9 Winter 2012 2-7-2013

### **Event Combinations of Cache, TLB, Virtual Memory**

Cache	TLB	Virtual Momory	Possible? When?
		Memory	
Hit	Hit	Hit	TLB/Cache Hit
Miss	Hit	Hit	Possible, no need to check page table
Hit	Miss	Hit	TLB miss, found in page table
Miss	Miss	Hit	TLB miss, cache miss
Miss	Miss	Miss	Page fault
Miss	Hit	Miss	Impossible, cannot be in TLB if not in main memory
Hit	Hit	Miss	Impossible, cannot be in TLB or cache if not in main memory
Hit	Miss	Miss	Impossible, cannot be in cache if not in memory

