

Midterm Questions Overview

Four questions from the following:

- **Performance Evaluation:** 2 Questions
 - Given MIPS code, estimate performance on a given CPU.
 - Compare performance of different CPU/compiler changes for a given program. May involve computing execution time, speedup, CPI, MIPS rating, etc.
 - Single or multiple enhancement Amdahl's Law given parameters before or after the enhancements are applied.
- **Adding support for a new instruction to the textbook versions of:** 2 Questions
 - Single cycle MIPS CPU
 - Multi cycle MIPS CPU

Dependant RTN for the new instruction and changes to datapath/control.

CPU Organization (Design)

- **Datapath Design:** Components & their connections needed by ISA instructions
 - Capabilities & performance characteristics of principal Functional Units (FUs) needed by ISA instructions
 - (e.g., Registers, ALU, Shifters, Logic Units, ...) Components
 - Ways in which these components are interconnected (buses connections, multiplexors, etc.). Connections
 - How information flows between components.
- **Control Unit Design:** Control/sequencing of operations of datapath components to realize ISA instructions
 - Logic and means by which such information flow is controlled.
 - Control and coordination of FUs operation to realize the targeted Instruction Set Architecture to be implemented (can either be implemented using a finite state machine or a microprogram).
- Hardware description with a suitable language, possibly using Register Transfer Notation (RTN).

ISA = Instruction Set Architecture

The ISA forms an abstraction layer that sets the requirements for both compiler and CPU designers

EECC550 - Shaaban

#2 Midterm Review Winter 2012 1-15-2013

Reduced Instruction Set Computer (RISC)

~1984 ISAs

- Focuses on reducing the number and complexity of instructions of the ISA.

RISC: Simplify ISA → Simplify CPU Design → Better CPU Performance

– Motivated by simplifying the ISA and its requirements to:

RISC Goals

- Reduce CPU design complexity
 - Improve CPU performance.
- CPU Performance Goal: Reduced number of cycles needed per instruction. At least one instruction completed per clock cycle.
- Simplified addressing modes supported.
 - Usually limited to immediate, register indirect, register displacement, indexed.
 - Load-Store GPR: Only load and store instructions access memory.
 - (Thus more instructions are usually executed than CISC)
 - Fixed-length instruction encoding.
 - (Designed with CPU instruction pipelining in mind).
 - Support of delayed branches.
 - Examples: MIPS, HP PA-RISC, SPARC, Alpha, POWER, PowerPC.

RISC ISA Example:

MIPS R3000 (32-bit)

- **Memory:** Can address 2^{32} bytes or 2^{30} words (32-bits).
- **Instruction Categories:**
 - Load/Store.
 - Computational: ALU.
 - Jump and Branch.
 - Floating Point.
 - Using coprocessor
 - Memory Management.
 - Special.


5 Addressing Modes:

- Register direct (arithmetic).
- Immediate (arithmetic).
- Base register + immediate offset (loads and stores).
- PC relative (branches).
- Pseudodirect (jumps)


Operand Sizes:

- Memory accesses in any multiple between 1 and 4 bytes.

Registers



Instruction Encoding: 3 Instruction Formats, all 32 bits wide.



Word = 4 bytes = 32 bits

EECC550 - Shaaban

MIPS Register Usage/Naming Conventions

- In addition to the usual naming of registers by \$ followed with register number, registers are also named according to MIPS register usage convention as follows:

Register Number	Name	Usage	Preserved on call?
0	\$zero	Constant value 0	n.a.
1	\$at	Reserved for assembler	no
2-3	\$v0-\$v1	Values for result and expression evaluation	no
4-7	\$a0-\$a3	Arguments	yes
8-15	\$t0-\$t7	Temporaries	no
16-23	\$s0-\$s7	Saved	yes
24-25	\$t8-\$t9	More temporaries	no
26-27	\$k0-\$k1	Reserved for operating system	yes
28	\$gp	Global pointer	yes
29	\$sp	Stack pointer	yes
30	\$fp	Frame pointer	yes
31	\$ra	Return address	yes

MIPS Five Addressing Modes

1 **Register Addressing:** e.g. add \$1,\$2,\$3

Where the operand is a register (R-Type)

2 **Immediate Addressing:** e.g. addi \$1,\$2,100

Where the operand is a constant in the instruction (I-Type, ALU)

3 **Base or Displacement Addressing:** e.g. lw \$1, 32(\$2)

Where the operand is at the memory location whose address is the sum of a register and a constant in the instruction (I-Type, load/store)

4 **PC-Relative Addressing:** e.g. beq \$1,\$2,100

Where the address is the sum of the PC and the 16-address field in the instruction shifted left 2 bits. (I-Type, branches)

5 **Pseudodirect Addressing:** e.g. j 10000

Where the jump address is the 26-bit jump target from the instruction shifted left 2 bits concatenated with the 4 upper bits of the PC (J-Type)

MIPS R-Type (ALU) Instruction Fields

R-Type: All ALU instructions that use three registers

	1st operand	2nd operand	Destination		
OP	rs	rt	rd	shamt	funct
6 bits [31:26]	5 bits [25:21]	5 bits [20:16]	5 bits [15:11]	5 bits [10:6]	6 bits [5:0]

- **op:** Opcode, basic operation of the instruction.
 - For R-Type $op = 0$
- **rs:** The first register source operand.
- **rt:** The second register source operand.
- **rd:** The register destination operand.
- **shamt:** Shift amount used in constant shift operations.
- **funct:** Function, selects the specific variant of operation in the op field.

Rs, rt , rd
are register specifier fields

Independent RTN:

$R[rd] \leftarrow R[rs] \text{ funct } R[rt]$
 $PC \leftarrow PC + 4$

Funct field value examples:
Add = 32 Sub = 34 AND = 36 OR = 37 NOR = 39

Examples:

add \$1,\$2,\$3
sub \$1,\$2,\$3

Operand register in rs

Operand register in rt

and \$1,\$2,\$3
or \$1,\$2,\$3

Destination register in rd

**R-Type = Register Type
Register Addressing used (Mode 1)**

EECC550 - Shaaban

MIPS ALU I-Type Instruction Fields


I-Type ALU instructions that use two registers and an immediate value (I-Type is also used for Loads/stores, conditional branches).

	1st operand	Destination	2nd operand
OP	rs	rt	immediate
6 bits [31:26]	5 bits [25:21]	5 bits [20:16]	16 bits [15:0]

- **op:** Opcode, operation of the instruction.
- **rs:** The register source operand.
- **rt:** The result destination register.
- **immediate:** Constant second operand for ALU instruction.

Independent RTN for addi:


$R[rt] \leftarrow R[rs] + \text{immediate}$ $PC \leftarrow PC + 4$



I-Type = Immediate Type
Immediate Addressing used (Mode 2)

EECC550 - Shaaban


MIPS Load/Store I-Type Instruction Fields



Signed address
offset in bytes

- **op**: Opcode, operation of the instruction.
 - For load word $op = 35$, for store word $op = 43$.
- **rs**: The register containing memory base address.
- **rt**: For loads, the destination register. For stores, the source register of value to be stored.
- **address**: 16-bit memory address offset in bytes added to base register.


Examples:



Base or Displacement Addressing used (Mode 3)

EECC550 - Shaaban


MIPS Branch I-Type Instruction Fields



Signed address offset in words

Word = 4 bytes

- **op:** Opcode, operation of the instruction.
- **rs:** The first register being compared
- **rt:** The second register being compared.
- **address:** 16-bit memory address branch target offset in words added to PC to form branch address.



Independent RTN for beq:

$R[rs] = R[rt] : PC \leftarrow PC + 4 + \text{address} \times 4$ $R[rs] \neq R[rt] : PC \leftarrow PC + 4$

PC-Relative Addressing used (Mode 4)

EECC550 - Shaaban

MIPS J-Type Instruction Fields

J-Type: Include jump j, jump and link jal



6 bits
[31:26]

26 bits
[25:0]

Jump target
in words

Word = 4 bytes


- **op:** Opcode, operation of the instruction.
 - Jump j op = 2
 - Jump and link jal op = 3
- **jump target:** jump memory address in words.

Jump memory address in bytes equal to instruction field jump target x 4

Examples: Jump j 10000

 Jump and link jal 10000

Effective 32-bit jump address: PC(31-28),jump_target,00



Independent RTN for j:


PC ← PC + 4
PC ← PC(31-28),jump_target,00

J-Type = Jump Type Pseudodirect Addressing used (Mode 5)


EECC550 - Shaaban

MIPS Addressing Modes/Instruction Formats


- All instructions 32 bits wide




I-Type



- 3 Displacement:
Base+index
(load/store)



- 4 PC-relative
(branches)



Pseudodirect Addressing (Mode 5) not shown here, illustrated in the last slide for J-Type

EECC550 - Shaaban

MIPS Arithmetic Instructions Examples

(Integer)

<i>Instruction</i>	<i>Example</i>	<i>Meaning</i>	<i>Comments</i>
add	add \$1,\$2,\$3	$\$1 = \$2 + \$3$	3 operands; exception possible
subtract	sub \$1,\$2,\$3	$\$1 = \$2 - \$3$	3 operands; exception possible
add immediate	addi \$1,\$2,100	$\$1 = \$2 + 100$	+ constant; exception possible
add unsigned	addu \$1,\$2,\$3	$\$1 = \$2 + \$3$	3 operands; no exceptions
subtract unsigned	subu \$1,\$2,\$3	$\$1 = \$2 - \$3$	3 operands; no exceptions
add imm. unsign.	addiu \$1,\$2,100	$\$1 = \$2 + 100$	+ constant; no exceptions
multiply	mult \$2,\$3	Hi, Lo = $\$2 \times \3	64-bit signed product
multiply unsigned	multu \$2,\$3	Hi, Lo = $\$2 \times \3	64-bit unsigned product
divide	div \$2,\$3	Lo = $\$2 \div \3 , Hi = $\$2 \bmod \3	Lo = quotient, Hi = remainder
divide unsigned	divu \$2,\$3	Lo = $\$2 \div \3 , Hi = $\$2 \bmod \3	Unsigned quotient & remainder
Move from Hi	mfhi \$1	$\$1 = \text{Hi}$	Used to get copy of Hi
Move from Lo	mflo \$1	$\$1 = \text{Lo}$	Used to get copy of Lo

MIPS Logic/Shift Instructions Examples

<i>Instruction</i>	<i>Example</i>	<i>Meaning</i>	<i>Comment</i>
and	and \$1,\$2,\$3	$\$1 = \$2 \& \$3$	3 reg. operands; Logical AND
or	or \$1,\$2,\$3	$\$1 = \$2 \$3$	3 reg. operands; Logical OR
xor	xor \$1,\$2,\$3	$\$1 = \$2 \oplus \$3$	3 reg. operands; Logical XOR
nor	nor \$1,\$2,\$3	$\$1 = \sim(\$2 \$3)$	3 reg. operands; Logical NOR
and immediate	andi \$1,\$2,10	$\$1 = \$2 \& 10$	Logical AND reg, constant
or immediate	ori \$1,\$2,10	$\$1 = \$2 10$	Logical OR reg, constant
xor immediate	xori \$1, \$2,10	$\$1 = \sim\$2 \& \sim 10$	Logical XOR reg, constant
shift left logical	sll \$1,\$2,10	$\$1 = \$2 \ll 10$	Shift left by constant
shift right logical	srl \$1,\$2,10	$\$1 = \$2 \gg 10$	Shift right by constant
shift right arithm.	sra \$1,\$2,10	$\$1 = \$2 \gg 10$	Shift right (sign extend)
shift left logical	sllv \$1,\$2,\$3	$\$1 = \$2 \ll \$3$	Shift left by variable
shift right logical	srlv \$1,\$2, \$3	$\$1 = \$2 \gg \$3$	Shift right by variable
shift right arithm.	srav \$1,\$2, \$3	$\$1 = \$2 \gg \$3$	Shift right arith. by variable

MIPS Data Transfer Instructions Examples

Instruction

Comment

Word = 4 bytes

sw \$3, 500(\$4)

Store word

sh \$3, 502(\$2)

Store half word

sb \$2, 41(\$3)

Store byte

lw \$1, 30(\$2)

Load word

lh \$1, 40(\$3)

Load half word

lhu \$1, 40(\$3)

Load half word unsigned

lb \$1, 40(\$3)


Load byte

lbu \$1, 40(\$3)

Load byte unsigned

lui \$1, 40

Load Upper Immediate (16 bits shifted left by 16)



MIPS Branch, Compare, Jump Instructions Examples

<i>Instruction</i>	<i>Example</i>	<i>Meaning</i>
branch on equal	beq \$1,\$2,100	if (\$1 == \$2) go to PC+4+100 <i>Equal test; PC relative branch</i>
branch on not eq.	bne \$1,\$2,100	if (\$1 != \$2) go to PC+4+100 <i>Not equal test; PC relative branch</i>
set on less than	slt \$1,\$2,\$3	if (\$2 < \$3) \$1=1; else \$1=0 <i>Compare less than; 2's comp.</i>
set less than imm.	slti \$1,\$2,100	if (\$2 < 100) \$1=1; else \$1=0 <i>Compare < constant; 2's comp.</i>
set less than uns.	sltu \$1,\$2,\$3	if (\$2 < \$3) \$1=1; else \$1=0 <i>Compare less than; natural numbers</i>
set l. t. imm. uns.	sltiu \$1,\$2,100	if (\$2 < 100) \$1=1; else \$1=0 <i>Compare < constant; natural numbers</i>
jump	j 10000	go to 10000 <i>Jump to target address</i>
jump register	jr \$31	go to \$31 <i>For switch, <u>procedure return</u></i>
jump and link	jal 10000	\$31 = PC + 4; go to 10000 <i><u>For procedure call</u></i>

Example: Simple C Loop to MIPS

- Simple loop in C:

```
Loop:   g = g + A[i];  
        i = i + j;  
        if (i != h) goto Loop;
```

A[] array of words in memory

- Assume MIPS register mapping:

g: \$s1, h: \$s2, i: \$s3, j: \$s4, base of A[]: \$s5

- MIPS Instructions:

```
Loop:   add $t1,$s3,$s3      # $t1= 2*i  
        add $t1,$t1,$t1     # $t1= 4*i  
        add $t1,$t1,$s5     # $t1=address of A[I]  
        lw  $t1,0($t1)      # $t1= A[i]  
        add $s1,$s1,$t1     # g = g + A[i]  
        add $s3,$s3,$s4     # I = i + j  
        bne $s3,$s2,Loop    # goto Loop if i!=h
```

Word = 4 bytes


EECC550 - Shaaban

CPU Performance Evaluation: Cycles Per Instruction (CPI)

- Most computers run synchronously utilizing a CPU clock running at a constant clock rate: Or clock frequency: f

where: Clock rate = $1 / \text{clock cycle}$

$$f = 1 / C$$



- The CPU clock rate depends on the specific CPU organization (design) and hardware implementation technology (VLSI) used.
- A computer machine (ISA) instruction is comprised of a number of elementary or micro operations which vary in number and complexity depending on the the instruction and the exact CPU organization (Design).
 - A micro operation is an elementary hardware operation that can be performed during one CPU clock cycle.
 - This corresponds to one micro-instruction in microprogrammed CPUs.
 - Examples: register operations: shift, load, clear, increment, ALU operations: add , subtract, etc.
- Thus: A single machine instruction may take one or more CPU cycles to complete termed as the Cycles Per Instruction (CPI). Instructions Per Cycle = IPC = $1/\text{CPI}$
- Average (or effective) CPI of a program: The average CPI of all instructions executed in the program on a given CPU design.

4th Edition: Chapter 1 (1.4, 1.7, 1.8)
3rd Edition: Chapter 4

Cycles/sec = Hertz = Hz
MHz = 10^6 Hz GHz = 10^9 Hz

EECC550 - Shaaban

#18 Midterm Review Winter 2012 1-15-2013

Computer Performance Measures: Program Execution Time

- For a specific program compiled to run on a specific machine (CPU) “A”, has the following parameters:

- The total executed instruction count of the program. I
- The average number of cycles per instruction (average CPI). CPI
- Clock cycle of machine “A” C Or effective CPI

- How can one measure the performance of this machine (CPU) running this program?

- Intuitively the machine (or CPU) is said to be faster or has better performance running this program if the total execution time is shorter.
- Thus the inverse of the total measured program execution time is a possible performance measure or metric:

$$\text{Performance}_A = 1 / \text{Execution Time}_A$$

Programs/second — Seconds/program

How to compare performance of different machines?

What factors affect performance? How to improve performance?

Comparing Computer Performance Using Execution Time

- To compare the performance of two machines (or CPUs) “A”, “B” running a given specific program:

$$\text{Performance}_A = 1 / \text{Execution Time}_A$$

$$\text{Performance}_B = 1 / \text{Execution Time}_B$$

- Machine A is n times faster than machine B means (or slower? if $n < 1$) :

$$\text{Speedup} = n = \frac{\text{Performance}_A}{\text{Performance}_B} = \frac{\text{Execution Time}_B}{\text{Execution Time}_A}$$

- **Example:** (i.e Speedup is ratio of performance, no units)

For a given program:

Execution time on machine A: $\text{Execution}_A = 1$ second

Execution time on machine B: $\text{Execution}_B = 10$ seconds

$$\begin{aligned} \text{Speedup} &= \text{Performance}_A / \text{Performance}_B = \text{Execution Time}_B / \text{Execution Time}_A \\ &= 10 / 1 = 10 \end{aligned}$$

The performance of machine A is 10 times the performance of machine B when running this program, or: Machine A is said to be 10 times faster than machine B when running this program.

The two CPUs may target different ISAs provided the program is written in a high level language (HLL)

EECC550 - Shaaban

CPU Execution Time: The CPU Equation

- A program is comprised of a number of instructions executed, **I**
 - Measured in: instructions/program
- The average instruction executed takes a number of *cycles per instruction (CPI)* to be completed.
 - Measured in: cycles/instruction, **CPI**
- CPU has a fixed clock cycle time $C = 1/\text{clock rate}$
 - Measured in: seconds/cycle
- CPU execution time is the product of the above three parameters as follows:

Or Instructions Per Cycle (IPC):

$$\text{IPC} = 1/\text{CPI}$$

$$C = 1/f$$

$$\text{CPU time} = \frac{\text{Executed Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Cycle}}$$

$$T = I \times \text{CPI} \times C$$

execution Time
per program in seconds

Number of
instructions executed

Average CPI for program

CPU Clock Cycle

(This equation is commonly known as the CPU performance equation)

EECC550 - Shaaban

CPU Execution Time: Example

- A Program is running on a specific machine (CPU) with the following parameters:
 - Total executed instruction count: 10,000,000 instructions
 - Average CPI for the program: 2.5 cycles/instruction.
 - CPU clock rate: 200 MHz. (clock cycle = $C = 5 \times 10^{-9}$ seconds)
i.e 5 nanoseconds
- What is the execution time for this program:

$$\text{CPU time} = \frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Cycle}}$$

$$\begin{aligned} \text{CPU time} &= \text{Instruction count} \times \text{CPI} \times \text{Clock cycle} \\ &= 10,000,000 \times 2.5 \times 1 / \text{clock rate} \\ &= 10,000,000 \times 2.5 \times 5 \times 10^{-9} \\ &= 0.125 \text{ seconds} \end{aligned}$$

$$T = I \times \text{CPI} \times C$$

EECC550 - Shaaban

Nanosecond = nsec = ns = 10^{-9} second

Factors Affecting CPU Performance

$$\text{CPU time} = \frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Cycle}}$$

$$T = I \times \text{CPI} \times C$$

	Instruction Count	Cycles per Instruction	Clock Cycle Time
Program	X	X	
Compiler	X	X	
Instruction Set Architecture (ISA)	X	X	
Organization (CPU Design)		X	X
Technology (VLSI)			X

Performance Comparison: Example

- From the previous example: A Program is running on a specific machine (CPU) with the following parameters:
 - Total executed instruction count, I: 10,000,000 instructions
 - Average CPI for the program: 2.5 cycles/instruction.
 - CPU clock rate: 200 MHz. Thus: $C = 1/(200 \times 10^6) = 5 \times 10^{-9}$ seconds
- Using the same program with these changes:
 - A new compiler used: New executed instruction count, I: 9,500,000
New CPI: 3.0
 - Faster CPU implementation: New clock rate = 300 MHz Thus: $C = 1/(300 \times 10^6) = 3.33 \times 10^{-9}$ seconds
- What is the speedup with the changes?

$$\text{Speedup} = \frac{\text{Old Execution Time}}{\text{New Execution Time}} = \frac{I_{\text{old}} \times \text{CPI}_{\text{old}} \times \text{Clock cycle}_{\text{old}}}{I_{\text{new}} \times \text{CPI}_{\text{new}} \times \text{Clock Cycle}_{\text{new}}}$$

$$\begin{aligned} \text{Speedup} &= (10,000,000 \times 2.5 \times 5 \times 10^{-9}) / (9,500,000 \times 3 \times 3.33 \times 10^{-9}) \\ &= .125 / .095 = 1.32 \\ &\text{or } 32 \% \text{ faster after changes.} \end{aligned}$$

$$\text{Clock Cycle} = C = 1/ \text{Clock Rate}$$

$$T = I \times \text{CPI} \times C$$

EECC550 - Shaaban

Instruction Types & CPI

- Given a program with n types or classes of instructions executed on a given CPU with the following characteristics:

C_i = Count of instructions of type $_i$ executed

CPI_i = Cycles per instruction for type $_i$ $i = 1, 2, \dots, n$

Depends on CPU Design

Then:

$$\text{CPI} = \text{CPU Clock Cycles} / \text{Instruction Count } I$$

i.e average or effective CPI

Executed

Where:

$$\text{CPU clock cycles} = \sum_{i=1}^n (CPI_i \times C_i)$$

$$\text{Executed Instruction Count } I = \sum C_i$$

$$T = I \times CPI \times C$$

EECC550 - Shaaban

Instruction Types & CPI: An Example

- An instruction set has three instruction classes:

Instruction class	CPI
A	1
B	2
C	3

For a specific CPU design

- Two code sequences have the following instruction counts:

Code Sequence	Instruction counts for instruction class		
	A	B	C
1	2	1	2
2	4	1	1

- CPU cycles for sequence 1 = $2 \times 1 + 1 \times 2 + 2 \times 3 = 10$ cycles

CPI for sequence 1 = clock cycles / instruction count

i.e average or effective CPI

$$= 10 / 5 = 2$$

- CPU cycles for sequence 2 = $4 \times 1 + 1 \times 2 + 1 \times 3 = 9$ cycles

CPI for sequence 2 = $9 / 6 = 1.5$

$$CPU \text{ clock cycles} = \sum_{i=1}^n (CPI_i \times C_i)$$

$$CPI = CPU \text{ Cycles} / I$$

EECC550 - Shaaban

Instruction Frequency & CPI

- Given a program with n types or classes of instructions with the following characteristics:

C_i = Count of instructions of type _{i} executed

$i = 1, 2, \dots, n$

CPI_i = Average cycles per instruction of type _{i}

F_i = Frequency or fraction of instruction type _{i} executed

= C_i / total executed instruction count = C_i / I

Then:

Where: Executed Instruction Count $I = \sum C_i$

$$CPI = \sum_{i=1}^n (CPI_i \times F_i)$$

i.e average or effective CPI

Fraction of total execution time for instructions of type $i = \frac{CPI_i \times F_i}{CPI}$

$$T = I \times CPI \times C$$

EECC550 - Shaaban

Instruction Type Frequency & CPI: A RISC Example

Program Profile or Executed Instructions Mix

Base Machine (Reg / Reg)

Depends on CPU Design

$$\frac{CPI_i \times F_i}{CPI}$$

Given

Op	Freq, F_i	CPI_i	$CPI_i \times F_i$	% Time
ALU	50%	1	.5	23% = $.5/2.2$
Load	20%	5	1.0	45% = $1/2.2$
Store	10%	3	.3	14% = $.3/2.2$
Branch	20%	2	.4	18% = $.4/2.2$

Typical Mix

Sum = 2.2

$$CPI = \sum_{i=1}^n (CPI_i \times F_i)$$

i.e average or effective CPI

$$CPI = .5 \times 1 + .2 \times 5 + .1 \times 3 + .2 \times 2 = 2.2$$

$$= .5 + 1 + .3 + .4$$

EECC550 - Shaaban

Computer Performance Measures :

MIPS (Million Instructions Per Second) Rating

- For a specific program running on a specific CPU the MIPS rating is a measure of how many millions of instructions are executed per second:

$$\text{MIPS Rating} = \text{Instruction count} / (\text{Execution Time} \times 10^6)$$

$$= \text{Instruction count} / (\text{CPU clocks} \times \text{Cycle time} \times 10^6)$$

$$= (\text{Instruction count} \times \text{Clock rate}) / (\text{Instruction count} \times \text{CPI} \times 10^6)$$

$$= \text{Clock rate} / (\text{CPI} \times 10^6)$$

- Major problem with MIPS rating: As shown above the MIPS rating does not account for the count of instructions executed (I).
 - A higher MIPS rating in many cases may not mean higher performance or better execution time. i.e. due to compiler design variations.
- In addition the MIPS rating:
 - Does not account for the instruction set architecture (ISA) used.
 - Thus it cannot be used to compare computers/CPU's with different instruction sets.
 - Easy to abuse: Program used to get the MIPS rating is often omitted.
 - Often the Peak MIPS rating is provided for a given CPU which is obtained using a program comprised entirely of instructions with the lowest CPI for the given CPU design which does not represent real programs.

$$T = I \times \text{CPI} \times C$$

Computer Performance Measures :

MIPS (Million Instructions Per Second) Rating

- Under what conditions can the MIPS rating be used to compare performance of different CPUs?
- The MIPS rating is only valid to compare the performance of different CPUs provided that the following conditions are satisfied:
 - 1 The same program is used
(actually this applies to all performance metrics)
 - 2 The same ISA is used
 - 3 The same compiler is used

⇒ (Thus the resulting programs used to run on the CPUs and obtain the MIPS rating are identical at the machine code level including the same instruction count) (binary)

Compiler Variations, MIPS & Performance: An Example

- For a machine (CPU) with instruction classes:

Instruction class	CPI
A	1
B	2
C	3

- For a given high-level language program, two compilers produced the following executed instruction counts:

Code from:	Instruction counts (in millions) for each instruction class		
	A	B	C
Compiler 1	5	1	1
Compiler 2	10	1	1

- The machine is assumed to run at a clock rate of 100 MHz.

Compiler Variations, MIPS & Performance: An Example (Continued)

$$\text{MIPS} = \text{Clock rate} / (\text{CPI} \times 10^6) = 100 \text{ MHz} / (\text{CPI} \times 10^6)$$

$$\text{CPI} = \text{CPU execution cycles} / \text{Instructions count}$$

$$\text{CPU clock cycles} = \sum_{i=1}^n (\text{CPI}_i \times C_i)$$

$$\text{CPU time} = \text{Instruction count} \times \text{CPI} / \text{Clock rate}$$

- For compiler 1:
 - $\text{CPI}_1 = (5 \times 1 + 1 \times 2 + 1 \times 3) / (5 + 1 + 1) = 10 / 7 = 1.43$
 - $\text{MIPS Rating}_1 = 100 / (1.428 \times 10^6) = 70.0 \text{ MIPS}$
 - $\text{CPU time}_1 = ((5 + 1 + 1) \times 10^6 \times 1.43) / (100 \times 10^6) = 0.10 \text{ seconds}$
- For compiler 2:
 - $\text{CPI}_2 = (10 \times 1 + 1 \times 2 + 1 \times 3) / (10 + 1 + 1) = 15 / 12 = 1.25$
 - $\text{MIPS Rating}_2 = 100 / (1.25 \times 10^6) = 80.0 \text{ MIPS}$
 - $\text{CPU time}_2 = ((10 + 1 + 1) \times 10^6 \times 1.25) / (100 \times 10^6) = 0.15 \text{ seconds}$

MIPS rating indicates that compiler 2 is better
while in reality the code produced by compiler 1 is faster

EECC550 - Shaaban

MIPS (The ISA not the metric) Loop Performance Example


For the loop:

```
for (i=0; i<1000; i=i+1){
    x[i] = x[i] + s; }
```

MIPS assembly code is given by:

```

        lw     $3, 8($1)      ; load s in $3
        addi   $6, $2, 4000   ; $6 = address of last element + 4
loop:   lw     $4, 0($2)      ; load x[i] in $4
        add    $5, $4, $3     ; $5 has x[i] + s
        sw     $5, 0($2)      ; store computed x[i]
        addi   $2, $2, 4      ; increment $2 to point to next x[ ] element
        bne   $6, $2, loop    ; last loop iteration reached?
```



The MIPS code is executed on a specific CPU that runs at 500 MHz (clock cycle = 2ns = 2x10⁻⁹ seconds) with following instruction type CPIs :

Instruction type	CPI
ALU	4
Load	5
Store	7
Branch	3

For this MIPS code running on this CPU find:

- 1- Fraction of total instructions executed for each instruction type
- 2- Total number of CPU cycles
- 3- Average CPI
- 4- Fraction of total execution time for each instructions type
- 5- Execution time
- 6- MIPS rating , peak MIPS rating for this CPU

X[] array of words in memory, base address in \$2,
s a constant word value in memory, address in \$1

EECC550 - Shaaban

MIPS (The ISA) Loop Performance Example (continued)

- The code has 2 instructions before the loop and 5 instructions in the body of the loop which iterates 1000 times,
- Thus: Total instructions executed, $I = 5 \times 1000 + 2 = 5002$ instructions

1 **Number of instructions executed/fraction F_i for each instruction type:**

- ALU instructions = $1 + 2 \times 1000 = 2001$ $CPI_{ALU} = 4$ $Fraction_{ALU} = F_{ALU} = 2001/5002 = 0.4 = 40\%$
- Load instructions = $1 + 1 \times 1000 = 1001$ $CPI_{Load} = 5$ $Fraction_{Load} = F_{Load} = 1001/5002 = 0.2 = 20\%$
- Store instructions = 1000 $CPI_{Store} = 7$ $Fraction_{Store} = F_{Store} = 1000/5002 = 0.2 = 20\%$
- Branch instructions = 1000 $CPI_{Branch} = 3$ $Fraction_{Branch} = F_{Branch} = 1000/5002 = 0.2 = 20\%$

2 **CPU clock cycles** = $\sum_{i=1}^n (CPI_i \times C_i)$
 $= 2001 \times 4 + 1001 \times 5 + 1000 \times 7 + 1000 \times 3 = 23009$ cycles

3 **Average CPI** = CPU clock cycles / I = $23009/5002 = 4.6$

4 **Fraction of execution time for each instruction type:**

- Fraction of time for ALU instructions = $CPI_{ALU} \times F_{ALU} / CPI = 4 \times 0.4 / 4.6 = 0.348 = 34.8\%$
- Fraction of time for load instructions = $CPI_{load} \times F_{load} / CPI = 5 \times 0.2 / 4.6 = 0.217 = 21.7\%$
- Fraction of time for store instructions = $CPI_{store} \times F_{store} / CPI = 7 \times 0.2 / 4.6 = 0.304 = 30.4\%$
- Fraction of time for branch instructions = $CPI_{branch} \times F_{branch} / CPI = 3 \times 0.2 / 4.6 = 0.13 = 13\%$

Instruction type	CPI
ALU	4
Load	5
Store	7
Branch	3

5 **Execution time** = I x CPI x C = CPU cycles x C = $23009 \times 2 \times 10^{-9} =$
 $= 4.6 \times 10^{-5}$ seconds = 0.046 msec = 46 usec

6 **MIPS rating** = Clock rate / (CPI x 10^6) = $500 / 4.6 = 108.7$ MIPS

- The CPU achieves its peak MIPS rating when executing a program that only has instructions of the type with the lowest CPI. In this case branches with $CPI_{Branch} = 3$
- Peak MIPS rating = Clock rate / ($CPI_{Branch} \times 10^6$) = $500/3 = 166.67$ MIPS

Performance Enhancement Calculations: Amdahl's Law

- The performance enhancement possible due to a given design improvement is limited by the amount that the improved feature is used
- Amdahl's Law:

Performance improvement or speedup due to enhancement E:

$$\text{Speedup}(E) = \frac{\text{Execution Time without E}}{\text{Execution Time with E}} = \frac{\text{Performance with E}}{\text{Performance without E}}$$

original

- Suppose that enhancement E accelerates a fraction F of the execution time by a factor S and the remainder of the time is unaffected then:

$$\text{Execution Time with E} = ((1-F) + F/S) \times \text{Execution Time without E}$$

Hence speedup is given by:

$$\text{Speedup}(E) = \frac{\text{Execution Time without E}}{((1 - F) + F/S) \times \text{Execution Time without E}} = \frac{1}{(1 - F) + F/S}$$

F (Fraction of execution time enhanced) refers to original execution time before the enhancement is applied

EECC550 - Shaaban


Pictorial Depiction of Amdahl's Law

Enhancement E accelerates fraction F of original execution time by a factor of S

Before:

Execution Time without enhancement E: (Before enhancement is applied)

- shown normalized to $1 = (1-F) + F = 1$



After:

Execution Time with enhancement E:

$$\text{Speedup}(E) = \frac{\text{Execution Time without enhancement E}}{\text{Execution Time with enhancement E}} = \frac{1}{(1 - F) + F/S}$$

EECC550 - Shaaban

Performance Enhancement Example

- For the RISC machine with the following instruction mix given earlier:

Op	Freq	Cycles	CPI(i)	% Time	
ALU	50%	1	.5	23%	CPI = 2.2
Load	20%	5	1.0	45%	
Store	10%	3	.3	14%	
Branch	20%	2	.4	18%	

- If a CPU design enhancement improves the CPI of load instructions from 5 to 2, what is the resulting performance improvement from this enhancement:

Fraction enhanced = $F = 45\%$ or $.45$

Unaffected fraction = $100\% - 45\% = 55\%$ or $.55$

Factor of enhancement = $5/2 = 2.5$

Using Amdahl's Law:

$$\text{Speedup}(E) = \frac{1}{(1 - F) + F/S} = \frac{1}{.55 + .45/2.5} = 1.37$$

An Alternative Solution Using CPU Equation

Op	Freq	Cycles	CPI(i)	% Time	
ALU	50%	1	.5	23%	CPI = 2.2
Load	20%	5	1.0	45%	
Store	10%	3	.3	14%	
Branch	20%	2	.4	18%	

- If a CPU design enhancement improves the CPI of load instructions from 5 to 2, what is the resulting performance improvement from this enhancement:

Old CPI = 2.2

New CPI of load is now 2 instead of 5

New CPI = .5 x 1 + .2 x 2 + .1 x 3 + .2 x 2 = 1.6

$$\begin{aligned}
 \text{Speedup}(E) &= \frac{\text{Original Execution Time}}{\text{New Execution Time}} = \frac{\cancel{\text{Instruction count}} \times \text{old CPI} \times \cancel{\text{clock cycle}}}{\cancel{\text{Instruction count}} \times \text{new CPI} \times \cancel{\text{clock cycle}}} \\
 &= \frac{\text{old CPI}}{\text{new CPI}} = \frac{2.2}{1.6} = 1.37
 \end{aligned}$$

Which is the same speedup obtained from Amdahl's Law in the first solution.

$$T = I \times \text{CPI} \times C$$

EECC550 - Shaaban

Performance Enhancement Example

- A program runs in 100 seconds on a machine with multiply operations responsible for 80 seconds of this time. By how much must the speed of multiplication be improved to make the program four times faster?

$$\text{Desired speedup} = 4 = \frac{100}{\text{Execution Time with enhancement}}$$

→ Execution time with enhancement = $100/4 = 25$ seconds

$$25 \text{ seconds} = (100 - 80 \text{ seconds}) + 80 \text{ seconds} / S$$

$$25 \text{ seconds} = 20 \text{ seconds} + 80 \text{ seconds} / S$$

→ $5 = 80 \text{ seconds} / S$

→ $S = 80/5 = 16$

Alternatively, it can also be solved by finding enhanced fraction of execution time:

$$F = 80/100 = .8$$

and then solving Amdahl's speedup equation for desired enhancement factor S

$$\text{Speedup}(E) = \frac{1}{(1 - F) + F/S} = 4 = \frac{1}{(1 - .8) + .8/S} = \frac{1}{.2 + .8/s}$$

Hence multiplication should be 16 times

Solving for S gives S= 16

faster to get an overall speedup of 4.

EECC550 - Shaaban

Extending Amdahl's Law To Multiple Enhancements

n enhancements each affecting a different portion of execution time

- Suppose that enhancement E_i accelerates a fraction F_i of the original execution time by a factor S_i and the remainder of the time is unaffected then:

$i = 1, 2, \dots, n$

$$\text{Speedup} = \frac{\text{Original Execution Time}}{\left((1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i} \right) \times \text{Original Execution Time}}$$

Unaffected fraction \nearrow

$$\text{Speedup} = \frac{1}{\left((1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i} \right)}$$

What if the fractions given are after the enhancements were applied? How would you solve the problem? (i.e find expression for speedup)

Note: All fractions F_i refer to original execution time before the enhancements are applied.

Amdahl's Law With Multiple Enhancements: Example

- Three CPU performance enhancements are proposed with the following speedups and percentage of the code execution time affected:

$$\text{Speedup}_1 = S_1 = 10$$

$$\text{Percentage}_1 = F_1 = 20\%$$

$$\text{Speedup}_2 = S_2 = 15$$

$$\text{Percentage}_2 = F_2 = 15\%$$

$$\text{Speedup}_3 = S_3 = 30$$

$$\text{Percentage}_3 = F_3 = 10\%$$

- While all three enhancements are in place in the new design, each enhancement affects a different portion of the code and only one enhancement can be used at a time.
- What is the resulting overall speedup?

$$\text{Speedup} = \frac{1}{\left((1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i} \right)}$$


$$\begin{aligned} \text{Speedup} &= 1 / [(1 - .2 - .15 - .1) + .2/10 + .15/15 + .1/30] \\ &= 1 / [.55 + .0333] \\ &= 1 / .5833 = 1.71 \end{aligned}$$

Pictorial Depiction of Example

Before:

Execution Time with no enhancements: 1

i.e normalized to 1



After:

Execution Time with enhancements: $.55 + .02 + .01 + .00333 = .5833$

Speedup = $1 / .5833 = 1.71$

What if the fractions given are after the enhancements were applied? How would you solve the problem?

Note: All fractions refer to original execution time.

“Reverse” Multiple Enhancements Amdahl's Law

- Multiple Enhancements Amdahl's Law assumes that the fractions given refer to original execution time.
- If for each enhancement S_i the fraction F_i it affects is given as a fraction of the resulting execution time after the enhancements were applied then:

$$Speedup = \frac{\left((1 - \sum_i F_i) + \sum_i F_i \times S_i \right) \times \text{Resulting Execution Time}}{\text{Resulting Execution Time}}$$

Unaffected fraction

$$Speedup = \frac{(1 - \sum_i F_i) + \sum_i F_i \times S_i}{1} = (1 - \sum_i F_i) + \sum_i F_i \times S_i$$

i.e as if resulting execution time is normalized to 1

- For the previous example assuming fractions given refer to resulting execution time after the enhancements were applied (not the original execution time), then:

$$\begin{aligned} Speedup &= (1 - .2 - .15 - .1) + .2 \times 10 + .15 \times 15 + .1 \times 30 \\ &= .55 + 2 + 2.25 + 3 \\ &= 7.8 \end{aligned}$$

Major CPU Design Steps

1 Analyze instruction set to get datapath requirements:

- Using independent RTN, write the micro-operations required for target ISA instructions.

1

2

- This provides the the required datapath components and how they are connected.

2 Select set of datapath components and establish clocking methodology (defines when storage or state elements can read and when they can be written, e.g clock edge-triggered)

+ Determine number of cycles per instruction and operations in each cycle.

3 Assemble datapath meeting the requirements.

4 Identify and define the function of all control points or signals needed by the datapath.

- Analyze implementation of each instruction to determine setting of control points that affects its operations.

For each cycle of the instruction

5 Control unit design, based on micro-operation timing and control signals identified:

- **Combinational logic:** For single cycle CPU. e.g Any instruction completed in one cycle
- **Hard-Wired:** Finite-state machine implementation. i.e CPI = 1
- **Microprogrammed.**

EECC550 - Shaaban

Datapath Design Steps

- Write the micro-operation sequences required for a number of representative target ISA instructions using independent RTN.
- Independent RTN statements specify: the required datapath components and how they are connected.


1

2
- From the above, create an initial datapath by determining possible destinations for each data source (i.e registers, ALU).
 - This establishes connectivity requirements (data paths, or connections) for datapath components.
 - Whenever multiple sources are connected to a single input, a multiplexor of appropriate size is added.

Or the size of an existing mux is increased

(or destination)
- Find the worst-time propagation delay in the datapath to determine the datapath clock cycle (CPU clock cycle).
- Complete the micro-operation sequences for all remaining instructions adding datapath components + connections/multiplexors as needed.

Single Cycle MIPS Datapath Extended To Handle Jump with Control Unit Added



4th Edition Figure 4.24 page 329
 3rd Edition Figure 5.24 page 314

In this book version, ORI is not supported—no zero extend of immediate needed.

EECC550 - Shaaban

#46 Midterm Review Winter 2012 1-15-2013

Control Lines Settings

(For Textbook Single Cycle Datapath including Jump)


	RegDst	ALUSrc	Memto-Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUOp0	Jump	
R-format	1	0	0	1	0	0	0	1	0	0	
lw	0	1	1	1	1	0	0	0	0	0	
sw	x	1	x	0	0	1	0	0	0	0	
beq	x	0	x	0	0	0	1	0	1	0	
J	x	x	x	0	0	0	x	x	x	1	

Similar to Figure 4.18 page 323 (3rd Edition Figure 5.18 page 308) with Jump instruction control line values included

Simplified Single Cycle Datapath Timing

- Assuming the following datapath/control hardware components delays:
 - Memory Units: 2 ns
 - ALU and adders: 2 ns
 - Register File: 1 ns
 - Control Unit < 1 ns
- Ignoring Mux and clk-to-Q delays, critical path analysis:

Obtained from low-level target VLSI implementation technology of components



ns = nanosecond = 10^{-9} second

Performance of Single-Cycle (CPI=1) CPU

- Assuming the following datapath hardware components delays:

- Memory Units: 2 ns
- ALU and adders: 2 ns
- Register File: 1 ns

Nano second, ns = 10^{-9} second

- The delays needed for each instruction type can be found :

Instruction Class	Instruction Memory	Register Read	ALU Operation	Data Memory	Register Write	Total Delay
ALU	2 ns	1 ns	2 ns		1 ns	6 ns
Load	2 ns	1 ns	2 ns	2 ns	1 ns	8 ns
Store	2 ns	1 ns	2 ns	2 ns		7 ns
Branch	2 ns	1 ns	2 ns			5 ns
Jump	2 ns					2 ns

Load has longest delay of 8 ns thus determining the clock cycle of the CPU to be 8ns

$$C = 8 \text{ ns}$$

- The clock cycle is determined by the instruction with longest delay: The load in this case which is 8 ns. Clock rate = $1 / 8 \text{ ns} = 125 \text{ MHz}$
- A program with $I = 1,000,000$ instructions executed takes:
 Execution Time = $T = I \times \text{CPI} \times C = 10^6 \times 1 \times 8 \times 10^{-9} = 0.008 \text{ s} = 8 \text{ msec}$

Adding Support for jal to Single Cycle Datapath

- The MIPS jump and link instruction, **jal** is used to support procedure calls by jumping to jump address (similar to **j**) and saving the address of the following instruction **PC+4** in register **\$ra (\$31)**

jal Address

- **jal** uses the **j** instruction format:

$R[31] \leftarrow PC + 4$

$PC \leftarrow \text{Jump Address}$




- We wish to add **jal** to the single cycle datapath in Figure 4.24 page 329 (3rd Edition Figure 5.24 page 314) . Add any necessary datapaths and control signals to the single-clock datapath and justify the need for the modifications, if any.
- Specify control line values for this instruction.

jump and link, jal support to Single Cycle Datapath

Instruction Word \leftarrow Mem[PC]

R[31] \leftarrow PC + 4

PC \leftarrow Jump Address



1. Expand the multiplexor controlled by RegDst to include the value 31 as a new input 2.
2. Expand the multiplexor controlled by MemtoReg to have PC+4 as new input 2.

jump and link, jal support to Single Cycle Datapath

Adding Control Lines Settings for jal

(For Textbook Single Cycle Datapath including Jump)

RegDst
Is now 2 bits

MemtoReg
Is now 2 bits

	RegDst	ALUSrc	Memto-Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUOp0	Jump
R-format	01	0	00	1	0	0	0	1	0	0
lw	00	1	01	1	1	0	0	0	0	0
sw	xx	1	xx	0	0	1	0	0	0	0
beq	xx	0	xx	0	0	0	1	0	1	0
J	xx	x	xx	0	0	0	x	x	x	1
JAL	10	x	10	1	0	0	x	x	x	1

R[31]

PC + 4

PC ← Jump Address

Instruction Word ← Mem[PC]
R[31] ← PC + 4
PC ← Jump Address

EECC550 - Shaaban

Adding Support for LWR to Single Cycle Datapath

- We wish to add a variant of lw (load word) let's call it LWR to the single cycle datapath in Figure 4.24 page 329 (3rd Edition Figure 5.24 page 314).

LWR \$rd, \$rs, \$rt

- The LWR instruction is similar to lw but it sums two registers (specified by \$rs, \$rt) to obtain the effective load address and uses the R-Type format Loaded word from memory written to register rd
- Add any necessary datapaths and control signals to the single cycle datapath and justify the need for the modifications, if any.
- Specify control line values for this instruction.

Exercise 5.22: LWR (R-format LW) support to Single Cycle Datapath

Instruction Word \leftarrow Mem[PC]

PC \leftarrow PC + 4

R[rd] \leftarrow Mem[R[rs] + R[rt]]

No new components or connections are needed for the datapath
just the proper control line settings

Adding Control Lines Settings for LWR (For Textbook Single Cycle Datapath including Jump)

	RegDst	ALUSrc	Memto-Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUOp0	Jump
R-format	1	0	0	1	0	0	0	1	0	0
lw	0	1	1	1	1	0	0	0	0	0
sw	x	1	x	0	0	1	0	0	0	0
beq	x	0	x	0	0	0	1	0	1	0
J	x	x	x	0	0	0	x	x	x	1
LWR	1	0	1	1	1	0	0	0	0	0

↑
rd

↑
R[rt]

Add


EECC550 - Shaaban

Adding Support for jm to Single Cycle Datapath

- We wish to add a new instruction jm (jump memory) to the single cycle datapath in Figure 4.24 page 329 (3rd Edition Figure 5.24 page 314).

jm offset(\$rs)

- The jm instruction loads a word from effective address ($R[rs] + \text{offset}$), this is similar to lw except the loaded word is put in the PC instead of register \$rt.
- Jm used the I-format with field rt not used.



- Add any necessary datapaths and control signals to the single cycle datapath and justify the need for the modifications, if any.
- Specify control line values for this instruction.

Adding jm support to Single Cycle Datapath

Adding Control Lines Settings for jm

(For Textbook Single Cycle Datapath including Jump)

Jump
is now 2 bits

	RegDst	ALUSrc	Memto-Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUOp0	Jump
R-format	1	0	0	1	0	0	0	1	0	00
lw	0	1	1	1	1	0	0	0	0	00
sw	x	1	x	0	0	1	0	0	0	00
beq	x	0	x	0	0	0	1	0	1	00
J	x	x	x	0	0	0	x	x	x	01
Jm	x	1	x	0	1	0	x	0	0	10


add

$PC \leftarrow Mem[R[rs] + SignExt[imm16]]$


EECC550 - Shaaban

Reducing Cycle Time: Multi-Cycle Design

- Cut combinational dependency graph by inserting registers / latches.
- The same work is done in two or more shorter cycles, rather than one long cycle.



Alternative Multiple Cycle Datapath With Control Lines (3rd Edition Fig 5.28 In Textbook)



(ORI not supported, Jump supported)

3rd Edition Figure 5.28 page 323 – See handout

EECC550 - Shaaban

Operations (Dependant RTN) for Each Cycle

	R-Type	Load	Store	Branch	Jump
IF	Instruction Fetch IR ← Mem[PC] PC ← PC + 4	IR ← Mem[PC] PC ← PC + 4	IR ← Mem[PC] PC ← PC + 4	IR ← Mem[PC] PC ← PC + 4	IR ← Mem[PC] PC ← PC + 4
ID	Instruction Decode A ← R[rs] B ← R[rt] ALUout ← PC + (SignExt(imm16) x4)	A ← R[rs] B ← R[rt] ALUout ← PC + (SignExt(imm16) x4)	A ← R[rs] B ← R[rt] ALUout ← PC + (SignExt(imm16) x4)	A ← R[rs] B ← R[rt] ALUout ← PC + (SignExt(imm16) x4)	A ← R[rs] B ← R[rt] ALUout ← PC + (SignExt(imm16) x4)
EX	Execution ALUout ← A funct B	ALUout ← A + SignEx(Imm16)	ALUout ← A + SignEx(Imm16)	Zero ← A - B Zero: PC ← ALUout	PC ← Jump Address
MEM	Memory	MDR ← Mem[ALUout]	Mem[ALUout] ← B		
WB	Write Back R[rd] ← ALUout	R[rt] ← MDR			

Instruction Fetch (IF) & Instruction Decode (ID) cycles are common for all instructions

EECC550 - Shaaban

#60 Midterm Review Winter 2012 1-15-2013

Multi-cycle Datapath Instruction CPI

- **R-Type/Immediate: Require four cycles, CPI = 4**
 - IF, ID, EX, WB
 - **Loads: Require five cycles, CPI = 5**
 - IF, ID, EX, MEM, WB
 - **Stores: Require four cycles, CPI = 4**
 - IF, ID, EX, MEM
 - **Branches/Jumps: Require three cycles, CPI = 3**
 - IF, ID, EX
- **Average or effective program CPI: $3 \leq \text{CPI} \leq 5$ depending on program profile (instruction mix).**

MIPS Multi-cycle Datapath Performance Evaluation

- What is the average CPI?
 - State diagram gives CPI for each instruction type
 - Workload (program) below gives frequency of each type

Type	CPI _i for type	Frequency	CPI _i x frequ _i
Arith/Logic	4	40%	1.6
Load	5	30%	1.5
Store	4	10%	0.4
branch	3	20%	0.6
Average CPI:			4.1

Better than CPI = 5 if all instructions took the same number of clock cycles (5).

$$T = I \times \text{CPI} \times C$$

EECC550 - Shaaban

Adding Support for swap to Multi Cycle Datapath

- You are to add support for a new instruction, swap that exchanges the values of two registers to the MIPS multicyle datapath of Figure 5.28 on page 232

swap \$rs, \$rt

$R[rt] \leftarrow R[rs]$

$R[rs] \leftarrow R[rt]$

- Swap used the R-Type format with:

the value of field rs = the value of field rd

- Add any necessary datapaths and control signals to the multicyle datapath. Find a solution that minimizes the number of clock cycles required for the new instruction without modifying the register file. Justify the need for the modifications, if any.

i.e No additional register write ports

- Show the necessary modifications to the multicyle control finite state machine of Figure 5.38 on page 339 when adding the swap instruction. For each new state added, provide the dependent RTN and active control signal values.



Adding swap Instruction Support to Multi Cycle Datapath

Swap \$rs, \$rt

$R[rt] \leftarrow R[rs]$


$R[rs] \leftarrow R[rt]$

We assume here $rs = rd$ in instruction encoding



The outputs of A and B should be connected to the multiplexor controlled by MemtoReg if one of the two fields (rs and rd) contains the name of one of the two registers being swapped. The other register is specified by rt. The MemtoReg control signal becomes two bits.

Adding swap Instruction Support to Multi Cycle Datapath




Adding Support for add3 to Multi Cycle Datapath

- You are to add support for a new instruction, add3, that adds the values of three registers, to the MIPS multicycle datapath of Figure 5.28 on page 232
For example:

add3 \$s0,\$s1, \$s2, \$s3

Register \$s0 gets the sum of \$s1, \$s2 and \$s3.

The instruction encoding uses a modified R-format, with an additional register specifier rx added replacing the five low bits of the “funct” field.



- Add necessary datapath components, connections, and control signals to the multicycle datapath without modifying the register bank or adding additional ALUs. Find a solution that minimizes the number of clock cycles required for the new instruction. Justify the need for the modifications, if any.
- Show the necessary modifications to the multicycle control finite state machine of Figure 5.38 on page 339 when adding the add3 instruction. For each new state added, provide the dependent RTN and active control signal values.

add3 instruction support to Multi Cycle Datapath



Add3 \$rd, \$rs, \$rt, \$rx

$$R[rd] \leftarrow R[rs] + R[rt] + R[rx]$$

rx is a new register specifier in field [0-4] of the instruction

No additional register read ports or ALUs allowed

Modified
R-Format




1. ALUout is added as an extra input to first ALU operand MUX to use the previous ALU result as an input for the second addition.
2. A multiplexor should be added to select between rt and the new field rx containing register number of the 3rd operand (bits 4-0 for the instruction) for input for Read Register 2. This multiplexor will be controlled by a new one bit control signal called ReadSrc.

3. WriteB control line added to enable writing R[rx] to B

EECC550 - Shaaban

add3 instruction support to Multi Cycle Datapath

IF



EECC550 - Shaaban