Parallel Computation/Program Issues

• Dependency Analysis:
  – Types of dependency
  – Dependency Graphs
  – Bernstein’s Conditions of Parallelism
• Asymptotic Notations for Algorithm Complexity Analysis
• Parallel Random-Access Machine (PRAM)
  – Example: sum algorithm on P processor PRAM + (Matrix Multiplication)
• Network Model of Message-Passing Multicomputers
  – Example: Asynchronous Matrix Vector Product on a Ring
• Levels of Parallelism in Program Execution
• Hardware Vs. Software Parallelism
• Parallel Task Grain Size
• Software Parallelism Types: Data Vs. Functional Parallelism
• Example Motivating Problem With high levels of concurrency
• Limited Parallel Program Concurrency: Amdahl’s Law
• Parallel Performance Metrics: Degree of Parallelism (DOP)
  – Concurrency Profile + Average Parallelism
• Steps in Creating a Parallel Program:
  – 1- Decomposition, 2- Assignment, 3- Orchestration, 4- (Mapping + Scheduling)
  – Program Partitioning Example (handout)
  – Static Multiprocessor Scheduling Example (handout)

PCA Chapter 2.1, 2.2
Parallel Programs: Definitions

• A parallel program is comprised of a number of tasks running as threads (or processes) on a number of processing elements that cooperate/communicate as part of a single parallel computation.

• **Task:**
  - Arbitrary piece of undecomposed work in parallel computation
  - Executed sequentially on a single processor; concurrency in parallel computation is only across tasks.

• **Parallel or Independent Tasks:**
  - Tasks that with no dependencies among them and thus can run in parallel on different processing elements.

• **Parallel Task Grain Size:** The amount of computations in a task.

• **Process (thread):**
  - Abstract program entity that performs the computations assigned to a task
  - Processes communicate and synchronize to perform their tasks

• **Processor or (Processing Element):**
  - Physical computing engine on which a process executes sequentially
  - Processes virtualize machine to programmer
    - First write program in terms of processes, then map to processors

• **Communication to Computation Ratio (C-to-C Ratio):** Represents the amount of resulting communication between tasks of a parallel program

In general, for a parallel computation, a lower C-to-C ratio is desirable and usually indicates better parallel performance
Factors Affecting Parallel System Performance

- **Parallel Algorithm Related:**
  - Available concurrency and profile, grain size, uniformity, patterns.
    - Dependencies between computations represented by dependency graph
  - Type of parallelism present: Functional and/or data parallelism.
  - Required communication/synchronization, uniformity and patterns.
  - Data size requirements.
  - Communication to computation ratio (C-to-C ratio, lower is better).

- **Parallel program Related:**
  - Programming model used.
  - Resulting data/code memory requirements, locality and working set characteristics.
  - Parallel task grain size.
  - Assignment (mapping) of tasks to processors: Dynamic or static.
  - Cost of communication/synchronization primitives.

- **Hardware/Architecture related:**
  - Total CPU computational power available.
  - Types of computation modes supported.
  - Shared address space Vs. message passing.
  - Communication network characteristics (topology, bandwidth, latency)
  - Memory hierarchy properties.

Concurrency = Parallelism

CMPE655 - Shaaban

#3 lec #3 Fall 2014 9-9-2014
Dependency Analysis & Conditions of Parallelism

• Dependency analysis is concerned with detecting the presence and type of dependency between tasks that prevent tasks from being independent and from running in parallel on different processors and can be applied to tasks of any grain size.*
  – Represented graphically as task dependency graphs.

• Dependencies between tasks can be 1- algorithm/program related or 2- hardware resource/architecture related.

1 Algorithm/program Task Dependencies:
  – Data Dependence:
    • True Data or Flow Dependence Algorithm Related
    • Name Dependence: Parallel Program and Programming Model Related
      – Anti-dependence
      – Output (or write) dependence
  – Control Dependence Algorithm Related

2 Hardware/Architecture Resource Dependence
  Parallel architecture related

A task only executes on one processor to which it has been mapped or allocated

* Down to task = instruction

Task Grain Size:
Amount of computation in a task

CMPE655 - Shaaban
Conditions of Parallelism:
Data & Name Dependence

Assume task S2 follows task S1 in sequential program order

1 True Data or Flow Dependence: Task S2 is data dependent on task S1 if an execution path exists from S1 to S2 and if at least one output variable of S1 feeds in as an input operand used by S2

Represented by \( S1 \rightarrow S2 \) in task dependency graphs

2 Anti-dependence: Task S2 is antidependent on S1, if S2 follows S1 in program order and if the output of S2 overlaps the input of S1

Represented by \( S1 \rightarrow S2 \) in dependency graphs

3 Output dependence: Two tasks S1, S2 are output dependent if they produce the same output variables (or output overlaps)

Represented by \( S1 \Leftrightarrow S2 \) in task dependency graphs
(True) Data (or Flow) Dependence

- Assume task S2 follows task S1 in sequential program order
- Task S1 produces one or more results used by task S2,
  - Then task S2 is said to be data dependent on task S1
- Changing the relative execution order of tasks S1, S2 in the parallel program violates this data dependence and results in incorrect execution.

Task S2 is data dependent on task S1

Data dependencies between tasks originate from the parallel algorithm
**Name Dependence Classification: Anti-Dependence**

- Assume task S2 follows task S1 in sequential program order.
- Task S1 reads one or more values from one or more names (registers or memory locations).
- Task S2 writes one or more values to the same names (same registers or memory locations read by S1).
  - Then task S2 is said to be anti-dependent on task S1.
- Changing the relative execution order of tasks S1, S2 in the parallel program violates this name dependence and may result in incorrect execution.

**Task Dependency Graph Representation**

- **S1 (Read)**: Task S1 reads values from shared memory locations in a shared address space (SAS).
- **S2 (Write)**: Task S2 writes values to the same memory locations as read by S1.
- **Anti-dependence**: Task S2 is anti-dependent on task S1.
- **Shared Names**: e.g., shared memory locations in a shared address space (SAS).

**Does anti-dependence matter for message passing?**

**Name: Register or Memory Location**

**CMPE655 - Shaaban**

**Program Related**
Name Dependence Classification: Output (or Write) Dependence

- Assume task S2 follows task S1 in sequential program order.
- Both tasks S1, S2 write to the same a name or names (same registers or memory locations).
  - Then task S2 is said to be output-dependent on task S1.
- Changing the relative execution order of tasks S1, S2 in the parallel program violates this name dependence and may result in incorrect execution.

Task Ordering

**Task S2 is output-dependent on task S1**

Does output dependence matter for message passing?

Name: Register or Memory Location
Dependency Graph Example

Here assume each instruction is treated as a task:

S1: Load R1, A / R1 ← Memory(A) /
S2: Add R2, R1 / R2 ← R1 + R2 /
S3: Move R1, R3 / R1 ← R3 /
S4: Store B, R1 /Memory(B) ← R1 /

True Date Dependence:
(S1, S2) (S3, S4)
i.e. S1 → S2
S3 → S4

Output Dependence:
(S1, S3)
i.e. S1 ⟑ S3

Anti-dependence:
(S2, S3)
i.e. S2 ⟑ S3

Dependency graph
Dependency Graph Example

Here assume each instruction is treated as a task

Task Dependency graph

MIPS Code

```
1  ADD.D  F2, F1, F0
2  ADD.D  F4, F2, F3
3  ADD.D  F2, F2, F4
4  ADD.D  F4, F2, F6
```

True Date Dependence:

(1, 2)  (1, 3)  (2, 3)  (3, 4)

i.e.  

1 \rightarrow 2
2 \rightarrow 3
3 \rightarrow 4

Output Dependence:

(1, 3)  (2, 4)

i.e.  

1 \rightarrow 3
2 \rightarrow 4

Anti-dependence:

(2, 3)  (3, 4)

i.e.  

2 \rightarrow 3
3 \rightarrow 4
Can instruction 3 (first S.D) be moved just after instruction 4 (second L.D)?
How about moving 3 after 5 (the second ADD.D)?
If not what dependencies are violated?

Can instruction 4 (second L.D) be moved just after instruction 1 (first L.D)?
If not what dependencies are violated?

(MIPS Code)

1  L.D  F0, 0 (R1)
2  ADD.D  F4, F0, F2
3  S.D  F4, 0(R1)
4  L.D  F0, -8(R1)
5  ADD.D  F4, F0, F2
6  S.D  F4, -8(R1)

True Date Dependence:
(1, 2)  (2, 3)  (4, 5)  (5, 6)
i.e.  1 → 2  1 → 3
      4 → 5  5 → 6

Output Dependence:
(1, 4)  (2, 5)
i.e.  1 ⊙→ 4  2 ⊙→ 5

Anti-dependence:
(2, 4)  (3, 5)
i.e.  2 → 4  3 → 5

(From 551)
Example Parallel Constructs: Co-begin, Co-end

- A number of generic parallel constructs can be used to specify or represent parallelism in parallel computations or code including (Co-begin, Co-end).
- Statements or tasks can be run in parallel if they are declared in same block of (Co-begin, Co-end) pair.
- Example: Given the following task dependency graph of a computation with eight tasks T1-T8:

```
Parallel code using Co-begin, Co-end:
Co-Begin
  T1, T2
Co-End
T3
T4
Co-Begin
  T5, T6, T7
Co-End
T8
```

```
Possible Sequential Code Order:
T1
T2
T3
T4
T5,
T6,
T7
T8
```

![Task Dependency Graph](taskdependencygraph.png)
Conditions of Parallelism

- **Control Dependence:**
  - Order of execution cannot be determined before runtime due to conditional statements.

- **Resource Dependence:**
  - Concerned with conflicts in using shared resources among parallel tasks, including:
    - Functional units (integer, floating point), memory areas, communication links etc.

- **Bernstein’s Conditions of Parallelism:**
  Two processes $P_1, P_2$ with input sets $I_1, I_2$ and output sets $O_1, O_2$ can execute in parallel (denoted by $P_1 \parallel P_2$) if:

  $I_1 \cap O_2 = \emptyset$
  $I_2 \cap O_1 = \emptyset$
  $O_1 \cap O_2 = \emptyset$

  i.e no flow (data) dependence or anti-dependence (which is which?)

  Order of $P_1, P_2$?

  i.e. Operands
  i.e. Results produced

  i.e no output dependence

CMPE655 - Shaaban
#13 lec # 3 Fall 2014 9-9-2014
Bernstein’s Conditions: An Example

- For the following statements $P_1, P_2, P_3, P_4, P_5$:
  - Each instruction requires one step to execute
  - Two adders are available

$P_1 : C = D \times E$
$P_2 : M = G + C$
$P_3 : A = B + C$
$P_4 : C = L + M$
$P_5 : F = G \div E$

Using Bernstein’s Conditions after checking statement pairs:

- $P_1 \parallel P_5$
- $P_2 \parallel P_3$
- $P_2 \parallel P_5$
- $P_3 \parallel P_5$
- $P_4 \parallel P_5$

Parallel execution in three steps assuming two adders are available per step

Sequential execution
Asymptotic Notations for Algorithm Analysis

• Asymptotic analysis of computing time (computational) complexity of an algorithm \( T(n) = f(n) \) ignores constant execution factors and concentrates on:
  – Determining the order of magnitude of algorithm performance.
  – How quickly does the running time (computational complexity) grow as a function of the input size.

• We can compare algorithms based on their asymptotic behavior and select the one with lowest rate of growth of complexity in terms of input size or problem size \( n \) independent of the computer hardware.

♦ **Upper bound: Order Notation (Big Oh) \( O(\cdot) \)**

Used in worst case analysis of algorithm performance.

\[
f(n) = O(g(n))
\]

iff there exist two positive constants \( c \) and \( n_0 \) such that

\[
|f(n)| \leq c \cdot |g(n)| \quad \text{for all } n > n_0
\]

\[
\Rightarrow \text{i.e. } g(n) \text{ is an upper bound on } f(n)
\]

\[
O(1) < O(\log n) < O(n) < O(n \log n) < O(n^2) < O(n^3) < O(2^n) < O(n!)
\]

i.e. Notations for computational complexity of algorithms
+ rate of growth of functions

CMPE655 - Shaaban

#15 lec # 3 Fall 2014 9-9-2014
Asymptotic Notations for Algorithm Analysis

- **Asymptotic Lower bound:** Big Omega Notation \( \Omega() \)
  Used in the analysis of the lower limit of algorithm performance

  \[
  f(n) = \Omega(g(n))
  \]
  if there exist positive constants \( c, n_0 \) such that
  \[
  |f(n)| \geq c |g(n)| \quad \text{for all} \quad n > n_0
  \]
  \( \Rightarrow \) i.e. \( g(n) \) is a lower bound on \( f(n) \)

- **Asymptotic Tight bound:** Big Theta Notation \( \Theta() \)
  Used in finding a tight limit on algorithm performance

  \[
  f(n) = \Theta(g(n))
  \]
  if there exist constant positive integers \( c_1, c_2, \) and \( n_0 \) such that
  \[
  c_1 |g(n)| \leq |f(n)| \leq c_2 |g(n)| \quad \text{for all} \quad n > n_0
  \]
  \( \Rightarrow \) i.e. \( g(n) \) is both an upper and lower bound on \( f(n) \)

AKA Tight bound
Graphs of $O$, $\Omega$, $\Theta$

$f(n) = O(g(n))$  Upper Bound

$f(n) = \Omega(g(n))$  Lower Bound

$f(n) = \Theta(g(n))$  Tight bound
Rate of Growth of Common Computing Time Functions

<table>
<thead>
<tr>
<th>( \log_2 n )</th>
<th>( n )</th>
<th>( n \log_2 n )</th>
<th>( n^2 )</th>
<th>( n^3 )</th>
<th>( 2^n )</th>
<th>( n! )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>2</td>
<td>4</td>
<td>8</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2</td>
<td>4</td>
<td>8</td>
<td>16</td>
<td>64</td>
<td>16</td>
<td>24</td>
</tr>
<tr>
<td>3</td>
<td>8</td>
<td>24</td>
<td>64</td>
<td>512</td>
<td>256</td>
<td>40320</td>
</tr>
<tr>
<td>4</td>
<td>16</td>
<td>64</td>
<td>256</td>
<td>4096</td>
<td>65536</td>
<td>20922789888800</td>
</tr>
<tr>
<td>5</td>
<td>32</td>
<td>160</td>
<td>1024</td>
<td>32768</td>
<td>4294967296</td>
<td>2.6 \times 10^{35}</td>
</tr>
</tbody>
</table>

\( O(1) < O(\log n) < O(n) < O(n \log n) < O(n^2) < O(n^3) < O(2^n) < O(n!) \)

NP = Non-Polynomial

Or other metric or quantity such as memory requirement, communication etc..

e.g NP-Complete/Hard Algorithms (NP – Non Polynomial)
Rate of Growth of Common Computing Time Functions

O(1) < O(log n) < O(n) < O(n log n) < O(n^2) < O(n^3) < O(2^n)
Theoretical Models of Parallel Computers:

**PRAM: An Idealized Shared-Memory Parallel Computer Model**

- **Parallel Random-Access Machine (PRAM):**
  - $p$ processor, global shared memory model.
  - Models idealized parallel shared-memory computers with zero synchronization, communication or memory access overhead.
  - Utilized in parallel algorithm development and scalability and complexity analysis.

- **PRAM variants:** More realistic models than pure PRAM
  - **EREW-PRAM:** Simultaneous memory reads or writes to/from the same memory location are not allowed.
  - **CREW-PRAM:** Simultaneous memory writes to the same location is not allowed. (Better to model SAS MIMD?)
  - **ERCW-PRAM:** Simultaneous reads from the same memory location are not allowed.
  - **CRCW-PRAM:** Concurrent reads or writes to/from the same memory location are allowed.

Sometimes used to model SIMD since no memory is shared.
**Example: sum algorithm on P processor PRAM**

**Add n numbers**

- **Input:** Array A of size \( n = 2^k \) in shared memory
- **Initialized local variables:**
  - the order \( n \),
  - number of processors \( p = 2^q \leq n \),
  - the processor number \( s \)
- **Output:** The sum of the elements of A stored in shared memory

**Running time analysis:**

- **Step 1:** takes \( O(n/p) \) each processor executes \( n/p \) operations
- **Step 2:**
  - The \( h \)th of step 2 takes \( O(n / (2^hp)) \) since each processor has to perform \( (n / (2^hp)) \) operations
  - **Step three:** takes \( O(1) \)
- **Total running time:**

\[
T_p(n) = O \left( \frac{n}{p} + \sum_{h=1}^{\log p} \left[ \frac{n}{2^h} \right] \right) = O \left( \frac{n}{p} + \log p \right)
\]

**Sequential Time**

\( T_1(n) = O(n) \)

\( n >> p \)

**Binary tree computation**

\( O(\log_2 p) \)

\( p \) partial sums \( O(n/p) \)

\( \text{Compute } p \text{ partial Sums} \)
Example: Sum Algorithm on P Processor PRAM

For \( n = 8 \quad p = 4 = n/2 \)

Processor allocation for computing the sum of 8 elements on 4 processor PRAM

Operation represented by a node is executed by the processor indicated below the node.

For \( n >> p \quad O(n/p + \text{Log}_2p) \)
Performance of Parallel Algorithms

- Performance of a parallel algorithm is typically measured in terms of worst-case analysis. i.e using order notation $O()$

- For problem Q with a PRAM algorithm that runs in time $T(n)$ using $P(n)$ processors, for an instance size of $n$:
  - The time-processor product $C(n) = T(n) \cdot P(n)$ represents the cost of the parallel algorithm.
  - For $P \leq P(n)$, each of the of the $T(n)$ parallel steps is simulated in $O(P(n)/p)$ substeps. Total simulation takes $O(T(n)P(n)/p) = O(C(n)/p)$
  - The following four measures of performance are asymptotically equivalent:
    - $P(n)$ processors and $T(n)$ time
    - $C(n) = P(n)T(n)$ cost and $T(n)$ time
    - $O(T(n)P(n)/p)$ time for any number of processors $p \leq P(n)$
    - $O(C(n)/p + T(n))$ time for any number of processors.
Matrix Multiplication On PRAM

• Multiply matrices \( A \times B = C \) of sizes \( n \times n \)
• Sequential Matrix multiplication:
  
  For \( i = 1 \) to \( n \) {
    For \( j = 1 \) to \( n \) {
      \[ C(i, j) = \sum_{t=1}^{n} a(i, t) \times b(t, j) \]
    }
  }

  Thus sequential matrix multiplication time complexity \( O(n^3) \)

• Matrix multiplication on PRAM with \( p = O(n^3) \) processors.
  – Compute in parallel for all \( i, j, t = 1 \) to \( n \)
    \[ c(i, j, t) = a(i, t) \times b(t, j) \quad O(1) \]
  – Compute in parallel for all \( i; j = 1 \) to \( n \):
    \[ C(i, j) = \sum_{t=1}^{n} c(i, j, t) \quad O(\log_2 n) \]

  Thus time complexity of matrix multiplication on PRAM with \( n^3 \) processors = \( O(\log_2 n) \)
  Cost(n) = \( O(n^3 \log_2 n) \)

  – Time complexity of matrix multiplication on PRAM with \( n^2 \) processors = \( O(n \log_2 n) \)
  – Time complexity of matrix multiplication on PRAM with \( n \) processors = \( O(n^2 \log_2 n) \)

From last slide: \( O(C(n)/p + T(n)) \) time complexity for any number of processors.
The Power of The PRAM Model

• Well-developed techniques and algorithms to handle many computational problems exist for the PRAM model.

• Removes algorithmic details regarding synchronization and communication cost, concentrating on the structural and fundamental data dependency properties (dependency graph) of the parallel computation/algorithm.

• Captures several important parameters of parallel computations. Operations performed in unit time, as well as processor allocation.

• The PRAM design paradigms are robust and many parallel network (message-passing) algorithms can be directly derived from PRAM algorithms.

• It is possible to incorporate synchronization and communication costs into the shared-memory PRAM model.
Network Model of Message-Passing Multicomputers

- A network of processors can viewed as a graph \( G (N, E) \)
  - Each node \( i \in N \) represents a processor.
  - Each edge \( (i, j) \in E \) represents a two-way communication link between processors \( i \) and \( j \).
  - Each processor is assumed to have its own local memory.
  - No shared memory is available.
  - Operation is synchronous or asynchronous (using message passing).

- Basic message-passing communication primitives:
  - \( \text{send}(X, i) \) a copy of data \( X \) is sent to processor \( P_i \), execution continues.
  - \( \text{receive}(Y, j) \) execution of recipient processor is suspended (blocked or waits) until the data from processor \( P_j \) is received and stored in \( Y \) then execution resumes.

Graph represents network topology

<table>
<thead>
<tr>
<th>Blocking</th>
<th>Receive</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Dependency /Ordering</td>
<td>Receive (Y, j) Blocking</td>
</tr>
</tbody>
</table>

i.e Blocking Receive
Network Model of Multicomputers

- **Routing** is concerned with delivering each message from source to destination over the network.

- Additional important network topology parameters:
  - The **network diameter** is the maximum distance between any pair of nodes (in links or hops).
  - The **maximum degree** of any node in G
    - Directly connected to how many other nodes

- Example:
  - **Linear array:** P processors P₁, ..., Pₚ are connected in a linear array where:
    - Processor Pᵢ is connected to Pᵢ₋₁ and Pᵢ₊₁ if they exist.
    - Diameter is p₋₁; maximum degree is 2 (1 or 2).
  - **A ring** is a linear array of processors where processors P₁ and Pₚ are directly connected. Degree = 2, Diameter = p/2
A Four-Dimensional (4D) Hypercube

- In a d-dimensional binary hypercube, each of the \( N = 2^d \) nodes is assigned a d-bit address.
- Two processors are connected if their binary addresses differ in one bit position.
- Degree = Diameter = \( d = \log_2 N \)  
  \( \text{here } d = 4 \)

Here: \( d = \text{Degree} = \text{Diameter} = 4 \)
Number of nodes = \( N = 2^d = 2^4 = 16 \) nodes

Dimension order routing example node 0000 to 1111:
0000 → 0001 → 0011 → 0111 → 1111 (4 hops)
Example: Message-Passing Matrix Vector Product on a Ring

- **Input:**
  - $n \times n$ matrix $A$; vector $x$ of order $n$
  - The processor number $i$. The number of processors
  - The $i$th submatrix $B = A(1:n, (i-1)r + 1 : ir)$ of size $n \times r$ where $r = n/p$
  - The $i$th subvector $w = x(i-1)r + 1 : ir)$ of size $r$

- **Output:**
  - Processor $P_i$ computes the vector $y = A_1x_1 + \ldots + A_ix_i$ and passes the result to the right
  - Upon completion $P_1$ will hold the product $Ax$

**Begin**

1. Compute the matrix vector product $z = Bw$
2. If $i = 1$ then set $y: = 0$
   else receive($y$, left)
3. Set $y: = y + z$
4. send($y$, right) $\quad O(np)$
5. if $i = 1$ then receive($y$, left)

**End**

Sequential time complexity of $Y = Ax$ : $O(n^2)$

- **$T_{comp}$**
  - $T_{comp} = k(n^2/p)$
  - $n \gg p$
  - $n$ multiple of $p$

- **$T_{comm}$**
  - $T_{comm} = p(l+ mn)$
  - $T = T_{comp} + T_{comm}$
  - $= k(n^2/p) + p(l+ mn)$

**For all processors, $O(n^2/p)$**

**Comp** = Computation

**Comm** = Communication

$k, l, m$ constants
Matrix Vector Product $y = Ax$ on a Ring

- For each processor $i$ compute in parallel
  $$Z_i = B_i w_i$$
  **Communication**: $O(pn)$
  **Computation**: $O(n^2/p)$

- For processor #1: set $y = 0$, $y = y + Z_i$, send $y$ to right processor
- For every processor except #1
  Receive $y$ from left processor, $y = y + Z_i$, send $y$ to right processor
- For processor 1 receive final result from left processor $p$
- $T = O(n^2/p + pn)$

Submatrix $B_i$ of size $n \times n/p$
Subvector $W_i$ of size $(n/p, 1)$

$A(n, n)$ vector $x(n, 1)$
$y(n, 1)$

Communication-to-Computation Ratio =
$$= \frac{pn}{(n^2/p)} = \frac{p^2}{n}$$
Creating a Parallel Program

• Assumption: Sequential algorithm to solve problem is given
  – Or a different algorithm with more inherent parallelism is devised.
  – Most programming problems have several parallel solutions or algorithms. The best solution may differ from that suggested by existing sequential algorithms.

One must:

- Identify work that can be done in parallel (dependency analysis)
- Partition work and perhaps data among processes (Tasks)
- Manage data access, communication and synchronization
- Note: work includes computation, data access and I/O

Main goal: Maximize Speedup

\[ \text{Speedup} (p) = \frac{\text{Performance}(p)}{\text{Performance}(1)} \]

For a fixed size problem:

\[ \text{Speedup} (p) = \frac{\text{Time}(1)}{\text{Time}(p)} \]

\[ \text{Time} (p) = \max (\text{Work} + \text{Synch Wait Time} + \text{Comm Cost} + \text{Extra Work}) \]

Speedup (p) = \frac{\text{Performance}(p)}{\text{Performance}(1)}

By:
1- Minimizing parallelization overheads
2- Balancing workload on processors

The processor with max. execution time determines parallel execution time

Determines size and number of tasks

Computational Problem \(\rightarrow\) Parallel Algorithm \(\rightarrow\) Parallel Program

CMPE655 - Shaaban

#31 lec # 3 Fall 2014 9-9-2014
Hardware Vs. Software Parallelism

- **Hardware parallelism:**
  - Defined by machine architecture, hardware multiplicity (number of processors available) and connectivity.
  - Often a function of cost/performance tradeoffs.
  - Characterized in a single processor by the number of instructions $k$ issued in a single cycle ($k$-issue processor).
  - A multiprocessor system with $n$ $k$-issue processor can handle a maximum limit of $nk$ parallel instructions (at ILP level) or $n$ parallel threads at thread-level parallelism (TLP) level.

- **Software parallelism:**
  - Defined by the control and data dependence of programs.
  - Revealed in program profiling or program dependency (data flow) graph.
  - A function of algorithm, parallel task grain size, programming style and compiler optimization.

\[ DOP = \text{Degree of Parallelism} \]

\[ \text{i.e. number of parallel tasks at a given time} \]

\[ \text{e.g Degree of Software Parallelism (DOP) or number of parallel tasks at selected task or grain size at a given time in the parallel computation} \]

\[ \text{At Thread Level Parallelism (TLP)} \]

\[ \text{e.g Number of processors} \]

\[ \text{i.e hardware-supported threads of execution} \]
Levels of Software Parallelism in Program Execution

According to task (grain) size

Level 5
Jobs or programs (Multiprogramming)

i.e multi-tasking

Level 4
Subprograms, job steps or related parts of a program

Level 3
Procedures, subroutines, or co-routines

Level 2
Non-recursive loops or unfolded iterations

Level 1
Instructions or statements

Increasing communications demand and mapping/scheduling overheads

Higher C-to-C Ratio

Task size affects Communication-to-Computation ratio (C-to-C ratio) and communication overheads

Coarse Grain

Medium Grain

Fine Grain

CMPE655 - Shaaban

#33 lec # 3 Fall 2014 9-9-2014
Computational Parallelism and Grain Size

- Task grain size (granularity) is a measure of the amount of computation involved in a task in parallel computation:
  - **Instruction Level (Fine Grain Parallelism):**
    - At instruction or statement level.
    - 20 instructions grain size or less.
    - For scientific applications, parallelism at this level range from 500 to 3000 concurrent statements.
    - Manual parallelism detection is difficult but assisted by parallelizing compilers.
  - **Loop level (Fine Grain Parallelism):**
    - Iterative loop operations.
    - Typically, 500 instructions or less per iteration.
    - Optimized on vector parallel computers.
    - Independent successive loop operations can be vectorized or run in SIMD mode.
Computational Parallelism and Grain Size

- **Procedure level (Medium Grain Parallelism):**
  - Procedure, subroutine levels.
  - Less than 2000 instructions.
  - More difficult detection of parallel than finer-grain levels.
  - Less communication requirements than fine-grain parallelism.
  - Relies heavily on effective operating system support.

- **Subprogram level (Coarse Grain Parallelism):**
  - Job and subprogram level.
  - Thousands of instructions per grain.
  - Often scheduled on message-passing multicomputers.

- **Job (program) level, or Multiprogramming:**
  - Independent programs executed on a parallel computer.
  - Grain size in tens of thousands of instructions.
Software Parallelism Types: Data Vs. Functional Parallelism

1 - Data Parallelism:
- Parallel (often similar) computations performed on elements of large data structures
  - (e.g. numeric solution of linear systems, pixel-level image processing)
  - Such as resulting from parallelization of loops.
  - Usually easy to load balance.
  - Degree of concurrency usually increases with input or problem size. e.g. O(n^2) in equation solver example (next slide).

2 - Functional Parallelism:
- Entire large tasks (procedures) with possibly different functionality that can be done in parallel on the same or different data.
  - Software Pipelining: Different functions or software stages of the pipeline performed on different data:
    - As in video encoding/decoding, or polygon rendering.
- Concurrency degree usually modest and does not grow with input size (i.e. problem size)
  - Difficult to load balance.
  - Often used to reduce synch wait time between data parallel phases.

Most scalable parallel computations/programs:
(more concurrency as problem size increases) parallel programs:
  Data parallel computations/programs (per this loose definition)
  - Functional parallelism can still be exploited to reduce synchronization wait time between data parallel phases.
Example Motivating Problem: Simulating Ocean Currents/Heat Transfer

- Model as two-dimensional nxn grids
- Discretize in space and time
  - finer spatial and temporal resolution => greater accuracy
  - Many different computations per time step
    - set up and solve equations iteratively (Gauss-Seidel).
  - Concurrency across and within grid computations per iteration
    - \( n^2 \) parallel computations per grid x number of grids

Expression for updating each interior point:

\[
\]

Maximum Degree of Parallelism (DOP) or concurrency: \( O(n^2) \)
data parallel computations per 2D grid per iteration

When one task updates/computes one grid element

Total \( O(n^3) \) Computations Per iteration

Covered next lecture (PCA 2.3)
Limited Concurrency: Amdahl’s Law

– Most fundamental limitation on parallel speedup.
– Assume a fraction $s$ of sequential execution time runs on a single processor and cannot be parallelized.
– Assuming that the problem size remains fixed and that the remaining fraction $(1-s)$ can be parallelized without any parallelization overheads to run on $p$ processors and thus reduced by a factor of $p$.
– The resulting speedup for $p$ processors:

\[
\text{Speedup}(p) = \frac{\text{Sequential Execution Time}}{\text{Parallel Execution Time}}
\]

\[
\text{Parallel Execution Time} = (S + (1-S)/P) \times \text{Sequential Execution Time}
\]

\[
\text{Speedup}(p) = \frac{\text{Sequential Execution Time}}{(s + (1-s)/p) \times \text{Sequential Execution Time}} = \frac{1}{s + (1-s)/p}
\]

– Thus for a fixed problem size, if fraction $s$ of sequential execution is inherently serial, speedup $\leq \frac{1}{s}$

DOP=1

DOP=p

Fixed problem size speedup

CMPE655 - Shaaban
Amdahl’s Law Example

- **Example:** 2-Phase n-by-n Grid Computation
  - Sweep over n-by-n grid and do some independent computation
  - Sweep again and add each value to global sum sequentially

- **Time for first phase** = \( \frac{n^2}{p} \)
  - \( P \) = number of processors

- **Second phase serialized at global variable, so time** = \( n^2 \)

- **Possible Trick:** divide second “sequential” phase into two:
  1. Accumulate into private sum during sweep
    - \( \text{Time} = \frac{n^2}{p} \)
  2. Add per-process private sum into global sum
    - \( \text{Time} = p \)

- **Total parallel time** is \( \frac{n^2}{p} + \frac{n^2}{p} + p \), and **speedup**:

\[
\text{Speedup} = \frac{2n^2}{2n^2/p + p} = \frac{1}{1/p + p/2n^2}
\]

For large \( n \)

\[
\text{Speedup} \sim \frac{1}{p}
\]
Amdahl’s Law Example:
2-Phase n-by-n Grid Computation
A Pictorial Depiction

Phase 1 (DOP= P)
Phase 2 (DOP= 1)

Sequential Execution

Parallel Execution on p processors
Phase 1: time reduced by p
Phase 2: sequential

Speedup = \( \frac{1}{0.5 + \frac{0.5}{p}} \)
Maximum Possible Speedup = 2

For large n
Speedup ~ p

CMPE655 - Shaaban
Parallel Performance Metrics

Degree of Parallelism (DOP)

• For a given time period, DOP reflects the number of processors in a specific parallel computer actually executing a particular parallel program.  
  i.e  DOP at a given time = \( \text{Min} \) (Software Parallelism, Hardware Parallelism)

• Average Degree of Parallelism \( A \):
  
  – given maximum parallelism = \( m \)
  
  – \( n \) homogeneous processors
  
  – computing capacity of a single processor \( \Delta \)
  
  – Total amount of work \( W \) (instructions, computations):

\[
W = \Delta \int_{t_1}^{t_2} DOP(t) dt 
\]

or as a discrete summation

\[
W = \Delta \sum_{i=1}^{m} i \cdot t_i 
\]

Where \( t_i \) is the total time that DOP = \( i \) and \( \sum_{i=1}^{m} t_i = t_2 - t_1 \)

The average parallelism \( A \):

\[
A = \frac{1}{t_2 - t_1} \int_{t_1}^{t_2} DOP(t) dt 
\]

In discrete form

\[
A = \left( \sum_{i=1}^{m} i \cdot t_i \right) / \left( \sum_{i=1}^{m} t_i \right) 
\]

i.e \( A = \text{Total Work} / \text{Total Time} = W / T \)

Computations/sec

Parallel Execution Time

DOP Area
Example: Concurrency Profile of A Divide-and-Conquer Algorithm

- Execution observed from $t_1 = 2$ to $t_2 = 27$
- Peak parallelism (i.e. peak DOP) $m = 8$
- $A = \frac{\sum_{i=1}^{m} i \cdot t_i}{\sum_{i=1}^{m} t_i} = \frac{93}{25} = 3.72$

\[
A = \frac{\text{Total Work}}{\text{Total Time}} = \frac{W}{T}
\]

Degree of Parallelism (DOP)

Average Parallelism

Area equal to total # of computations or work, $W$

Concurrency = Parallelism

Average parallelism = 3.72

Speedup?

Ignoring parallelization overheads, what is the speedup? (i.e. total work on parallel processors equal to work on single processor)

CMPE655 - Shaaban

#42 lec # 3 Fall 2014  9-9-2014
Concurrency Profile & Speedup

For a parallel program DOP may range from 1 (serial) to a maximum $m$

- Area under curve is total work done, or time with 1 processor
- Horizontal extent is lower bound on time (infinite processors)
- Speedup is the ratio: $\frac{1}{\sum_{k=1}^{\infty} \left( \frac{k}{p} \right) f_k}$, base case: $\frac{1}{s + \frac{1-s}{p}}$

$k$ = degree of parallelism $f_k$ = Total time with degree of parallelism $k$

- Amdahl’s law applies to any overhead, not just limited concurrency.

Ignoring parallelization overheads
Amdahl's Law with Multiple Degrees of Parallelism

- Assume different fractions of sequential execution time of a problem running on a single processor have different degrees of parallelism (DOPs) when parallelized and that the problem size remains fixed.
  - Fraction $F_i$ of the sequential execution time or “work” can be parallelized without any parallelization overheads to run on $S_i$ processors and thus reduced by a factor of $S_i$.
  - The remaining fraction of sequential execution time cannot be parallelized and runs on a single processor.

- Then

$$\frac{T(1)}{T(p)} = \text{Speedup} = \frac{\text{Original Execution Time}}{\left( (1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i} \right) \times \text{Original Execution Time}}$$

Note: All fractions $F_i$ refer to original sequential execution time on one processor (or total amount of computation).

How to account for parallelization overheads in above speedup?

CMPE655 - Shaaban
Amdahl's Law with Multiple Degrees of Parallelism: Example

- Given the following degrees of parallelism in a program or computation:
  
  \[
  \text{DOP}_1 = S_1 = 10 \quad \text{Percentage}_1 = F_1 = 20\% \\
  \text{DOP}_2 = S_2 = 15 \quad \text{Percentage}_1 = F_2 = 15\% \\
  \text{DOP}_3 = S_3 = 30 \quad \text{Percentage}_1 = F_3 = 10\% \\
  \text{DOP}_4 = S_4 = 1 \quad \text{Percentage}_1 = F_4 = 55\% \\
  \]

- What is the parallel speedup when running on a parallel system without any parallelization overheads?

  \[
  \text{Speedup} = \frac{1}{(1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i}}
  \]

  \[
  \text{Speedup} = 1 / [(1 - 0.2 - 0.15 - 0.1) + 0.2/10 + 0.15/15 + 0.1/30] \\
  = 1 / [0.55 + 0.0333] \\
  = 1 / 0.5833 = 1.71
  \]

  Maximum Speedup = 1/0.55 = 1.81 (limited by sequential portion)

From 551
Pictorial Depiction of Example

Before:
Original Sequential Execution Time:
Sequential fraction: .55

Unchanged

Sequential fraction: .55

After:
Parallel Execution Time: .55 + .02 + .01 + .00333 = .5833
Parallel Speedup = 1 / .5833 = 1.71

Maximum possible speedup = 1/.55 = 1.81
Limited by sequential portion

Note: All fractions ($F_i$, $i = 1, 2, 3$) refer to original sequential execution time.

What about parallelization overheads?
Parallel Performance Example

- The execution time $T$ for three parallel programs is given in terms of processor count $P$ and problem size $N$.
- In each case, we assume that the total computation work performed by an optimal sequential algorithm scales as $N+N^2$.

1. **For first parallel algorithm:** $T = N + N^2/P$
   This algorithm partitions the computationally demanding $O(N^2)$ component of the algorithm but replicates the $O(N)$ component on every processor. There are no other sources of overhead.

2. **For the second parallel algorithm:** $T = (N+N^2)/P + 100$
   This algorithm optimally divides all the computation among all processors but introduces an additional cost of 100.

3. **For the third parallel algorithm:** $T = (N+N^2)/P + 0.6P^2$
   This algorithm also partitions all the computation optimally but introduces an additional cost of $0.6P^2$.

- All three algorithms achieve a speedup of about 10.8 when $P = 12$ and $N=100$. However, they behave differently in other situations as shown next.
- With $N=100$, all three algorithms perform poorly for larger $P$, although Algorithm (3) does noticeably worse than the other two.
- When $N=1000$, Algorithm (2) is much better than Algorithm (1) for larger $P$.

$N = $ Problem Size $P = $ Number of Processors
All algorithms achieve:
Speedup = 10.8 when P = 12 and N=100

Algorithm 1: \( T = N + \frac{N^2}{P} \)
Algorithm 2: \( T = \frac{(N+N^2)}{P} + 100 \)
Algorithm 3: \( T = \frac{(N+N^2)}{P} + 0.6P^2 \)

N= Problem Size
P = Number of processors

N=1000, Algorithm (2) performs much better than Algorithm (1) for larger P.
Creating a Parallel Program

- Assumption: Sequential algorithm to solve problem is given
  - Or a different algorithm with more inherent parallelism is devised.
  - Most programming problems have several parallel solutions or algorithms. The best solution may differ from that suggested by existing sequential algorithms.

One must:
- Identify work that can be done in parallel (dependency analysis)
- Partition work and perhaps data among processes (Tasks)
- Manage data access, communication and synchronization
- Note: work includes computation, data access and I/O

Main goal: Maximize Speedup

\[ \text{Speedup} (p) = \frac{\text{Performance}(p)}{\text{Performance}(1)} \]

For a fixed size problem:

\[ \text{Speedup} (p) = \frac{\text{Time}(1)}{\text{Time}(p)} \]

\[ \text{Time} (p) = \text{Max} (\text{Work} + \text{Synch Wait Time} + \text{Comm Cost} + \text{Extra Work}) \]

Speedup (p) = \frac{\text{Performance}(p)}{\text{Performance}(1)}

By:
1. Minimizing parallelization overheads
2. Balancing workload on processors

The processor with max. execution time determines parallel execution time

Determines size and number of tasks

Computational Problem → Parallel Algorithm → Parallel Program
Steps in Creating a Parallel Program

4 steps:
1- Decomposition, 2- Assignment, 3- Orchestration, 4- Mapping

- Done by programmer or system software (compiler, runtime, ...)
- Issues are the same, so assume programmer does it all explicitly

Vs. implicitly by parallelizing compiler

Parallel Algorithm $\rightarrow$ Partitioning $\rightarrow$ Communication Abstraction $\rightarrow$ Processes $\rightarrow$ Processors

- Max DOP
- Find max. degree of Parallelism (DOP) or concurrency (Dependency analysis/graph) Max. no of Tasks
- Tasks
- How many tasks? Task (grain) size?
- Parallel program
- Processes
- + Execution Order (scheduling)

Sequential computation

Find max. degree of Parallelism (DOP) or concurrency (Dependency analysis/graph) Max. no of Tasks

Tasks

Parallel program

Processes

+ Scheduling

Computational Problem $\rightarrow$ Parallel Algorithm $\rightarrow$ Parallel Program

CMPE655 - Shaaban

#50 lec # 3 Fall 2014 9-9-2014
Partitioning: Decomposition & Assignment

**Decomposition**
- Break up computation into maximum number of small concurrent computations that can be combined into fewer/larger tasks in assignment step:
  - Tasks may become available dynamically.
  - No. of available tasks may vary with time.
  - Together with assignment, also called *partitioning*.

**Dependency Analysis/graph**
- i.e. identify concurrency (dependency analysis) and decide level at which to exploit it.
  - i.e Find maximum software concurrency or parallelism (Decomposition)

**Grain-size problem:**
- To determine the number and size of grains or tasks in a parallel program.
- Problem and machine-dependent.
- Solutions involve tradeoffs between parallelism, communication and scheduling/synchronization overheads.

**Grain packing:**
- To combine multiple fine-grain nodes (parallel computations) into a coarse grain node (task) to reduce communication delays and overall scheduling overhead.
  - i.e larger

**Task Assignment**
- Grain-size problem: Task Size? How many tasks?
- Smallest ?

**Goal:** Enough tasks to keep processors busy, but not too many (too much overheads)
- No. of tasks available at a time is upper bound on achievable speedup
  - + Good load balance in mapping phase

CMPE655 - Shaaban
Assignment

- Specifying mechanisms to divide work up among tasks/processes:
  - Together with decomposition, also called *partitioning*.
  - Balance workload, reduce communication and management cost
    - May involve duplicating computation to reduce communication cost.

- Partitioning problem:
  - To partition a program into parallel tasks to give the shortest possible execution time on a specific parallel architecture.
    - Determine size and number of tasks in parallel program

- Structured approaches usually work well:
  - Code inspection (parallel loops) or understanding of application.
  - Well-known heuristics.
  - *Static* versus *dynamic* assignment.

- As programmers, we worry about partitioning first:
  - *Usually* independent of architecture or programming model.
  - But cost and complexity of using primitives may affect decisions.

---

CMPE655 - Shaaban

#52 lec # 3 Fall 2014  9-9-2014
Orchestration

For a given parallel programming environment that realizes a parallel programming model, orchestration includes:

- Naming data.
- Structuring communication (using communication primitives)
- Synchronization (ordering using synchronization primitives).
- Organizing data structures and scheduling tasks temporally.

Goals

- Reduce cost of communication and synchronization as seen by processors
- Preserve locality of data reference (includes data structure organization)
- Schedule tasks to satisfy dependencies as early as possible
- Reduce overhead of parallelism management.

Closest to architecture (and programming model & language).

- Choices depend a lot on communication abstraction, efficiency of primitives.
- Architects should provide appropriate primitives efficiently.
Mapping/Scheduling

• Each task is assigned to a processor in a manner that attempts to satisfy the competing goals of maximizing processor utilization and minimizing communication costs. + load balance

• Mapping can be specified statically or determined at runtime by load-balancing algorithms (dynamic scheduling).

• Two aspects of mapping:
  1. Which processes will run on the same processor, if necessary
  2. Which process runs on which particular processor
     • mapping to a network topology/account for NUMA

• One extreme: space-sharing
  – Machine divided into subsets, only one app at a time in a subset
  – Processes can be pinned to processors, or left to OS.

• Another extreme: complete resource management control to OS
  – OS uses the performance techniques we will discuss later.

• Real world is between the two.
  – User specifies desires in some aspects, system may ignore

Task or Process Duplication: Mapping may also involve duplicating tasks to reduce communication costs
Program Partitioning Example

Example 2.4 page 64
Fig 2.6 page 65
Fig 2.7 page 66
In Advanced Computer Architecture, Hwang
(see handout)
Sequential Execution on one processor

Task Dependency Graph

Possible Parallel Execution Schedule on Two Processors P0, P1

A simple parallel execution example

Assume computation time for each task A-G = 3
Assume communication time between parallel tasks = 1
Assume communication can overlap with computation
Speedup on two processors = $T_1/T_2 = 21/16 = 1.3$

Mapping of tasks to processors (given):
- P0: Tasks A, C, E, F
- P1: Tasks B, D, G
Static Multiprocessor Scheduling

Dynamic multiprocessor scheduling is an NP-hard problem.

Node Duplication: to eliminate idle time and communication delays, some nodes may be duplicated in more than one processor.

Fig. 2.8 page 67

Example: 2.5 page 68
In Advanced Computer Architecture, Hwang
(see handout)
<table>
<thead>
<tr>
<th>Step</th>
<th>Architecture-Dependent?</th>
<th>Major Performance Goals</th>
</tr>
</thead>
<tbody>
<tr>
<td>Decomposition</td>
<td>Mostly no</td>
<td>Expose enough concurrency but not too much</td>
</tr>
<tr>
<td>Assignment</td>
<td>Mostly no</td>
<td>Balance workload</td>
</tr>
<tr>
<td>Orchestration</td>
<td>Yes</td>
<td>Reduce noninherent communication via data locality</td>
</tr>
<tr>
<td>Mapping</td>
<td>Yes</td>
<td>Put related processes on the same processor if necessary</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reduce communication and synchronization cost as seen by the processor</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reduce serialization at shared resources</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Schedule tasks to satisfy dependences early</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Exploit locality in network topology</td>
</tr>
</tbody>
</table>