Adding Support for jal to Single Cycle Datapath
(For More Practice Exercise 5.20)

- The MIPS jump and link instruction, jal is used to support procedure calls by jumping to jump address (similar to j) and saving the address of the following instruction PC+4 in register $ra ($31)
  jal Address
- jal uses the j instruction format:

<table>
<thead>
<tr>
<th>op (6 bits)</th>
<th>Target address (26 bits)</th>
</tr>
</thead>
</table>

- We wish to add jal to the single cycle datapath in Figure 5.24 page 314. Add any necessary datapaths and control signals to the single-clock datapath and justify the need for the modifications, if any.
- Specify control line values for this instruction.
Exercise 5.20:  jump and link, jal support to Single Cycle Datapath

Instruction Word ← Mem[PC]
R[31] ← PC + 4
PC ← Jump Address

1. Expand the multiplexor controlled by RegDst to include the value 31 as a new input 2.
2. Expand the multiplexor controlled by MemtoReg to have PC+4 as new input 2.
### Exercise 5.20: Jump and link, jal support to Single Cycle Datapath

**Adding Control Lines Settings for jal**

*(For Textbook Single Cycle Datapath including Jump)*

#### Instruction Word

- **Instruction Word**: $\leftarrow \text{Mem}[PC]$
- **R[31]**: $\leftarrow \text{PC} + 4$
- **PC**: $\leftarrow \text{Jump Address}$

#### Table

<table>
<thead>
<tr>
<th>Instruction</th>
<th>RegDst</th>
<th>ALUSrc</th>
<th>MemtoReg</th>
<th>Reg Write</th>
<th>Mem Read</th>
<th>Mem Write</th>
<th>Branch</th>
<th>ALUOp1</th>
<th>ALUOp0</th>
<th>Jump</th>
</tr>
</thead>
<tbody>
<tr>
<td>R-format</td>
<td>01</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>lw</td>
<td>00</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>sw</td>
<td>xx</td>
<td>1</td>
<td>xx</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>beq</td>
<td>xx</td>
<td>0</td>
<td>xx</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>J</td>
<td>xx</td>
<td>x</td>
<td>xx</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>1</td>
</tr>
<tr>
<td>JAL</td>
<td>10</td>
<td>x</td>
<td>10</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

#### Diagram

- **R[31]**
- **PC**
- **Jump Address**

*(For More Practice Exercise 5.20)*

#3 Selected Chapter 5 For More Practice Exercises  Winter 2005  1-19-2006
Adding Support for LWR to Single Cycle Datapath
(For More Practice Exercise 5.22)

• We wish to add a variant of lw (load word) let’s call it LWR to the single cycle datapath in Figure 5.24 page 314.

  LWR $rd, $rs, $rt

• The LWR instruction is similar to lw but it sums two registers (specified by $rs, $rt) to obtain the effective load address and uses the R-Type format

• Add any necessary datapaths and control signals to the single cycle datapath and justify the need for the modifications, if any.

• Specify control line values for this instruction.
Exercise 5.22: LWR (R-format LW) support to Single Cycle Datapath

Instruction Word ← Mem[PC]
PC ← PC + 4

No new components or connections are needed for the datapath just the proper control line settings

Adding Control Lines Settings for LWR
(For Textbook Single Cycle Datapath including Jump)

<table>
<thead>
<tr>
<th></th>
<th>RegDst</th>
<th>ALUSrc</th>
<th>Memto-Reg</th>
<th>Reg Write</th>
<th>Mem Read</th>
<th>Mem Write</th>
<th>Branch</th>
<th>ALUOp1</th>
<th>ALUOp0</th>
<th>Jump</th>
</tr>
</thead>
<tbody>
<tr>
<td>R-format</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>lw</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>sw</td>
<td>x</td>
<td>1</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>beq</td>
<td>x</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>J</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>1</td>
</tr>
<tr>
<td>LWR</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

(For More Practice Exercise 5.22)
Adding Support for jm to Single Cycle Datapath

(Based on “For More Practice Exercise 5.44” but for single cycle)

- We wish to add a new instruction jm (jump memory) to the single cycle datapath in Figure 5.24 page 314.
  \[ \text{jm offset($rs)} \]

- The jm instruction loads a word from effective address ($rs + \text{offset})
  this is similar to lw except the loaded word is put in the PC instead of register $rt.

- Jm used the I-format with field rt not used.

<table>
<thead>
<tr>
<th></th>
<th>OP</th>
<th>rs</th>
<th>rt</th>
<th>address</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>Not Used</td>
</tr>
</tbody>
</table>

- Add any necessary datapaths and control signals to the single cycle datapath and justify the need for the modifications, if any.

- Specify control line values for this instruction.
Adding jump memory, jm support to Single Cycle Datapath

Instruction Word ← Mem[PC]
PC ← Mem[R[rs] + SignExt[imm16]]

1. Expand the multiplexor controlled by Jump to include the Read Data (data memory output) as new input
2. The Jump control signal is now 2 bits

(Based on "For More Practice Exercise 5.44" but for single cycle)
Adding \( \text{jm} \) support to Single Cycle Datapath

### Adding Control Lines Settings for \( \text{jm} \)

(For Textbook Single Cycle Datapath including Jump)

<table>
<thead>
<tr>
<th></th>
<th>RegSt</th>
<th>ALUSrc</th>
<th>Memto-Reg</th>
<th>Reg Write</th>
<th>Mem Read</th>
<th>Mem Write</th>
<th>Branch</th>
<th>ALUOp1</th>
<th>ALUOp0</th>
<th>Jump</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>R-format</strong></td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td><strong>lw</strong></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td><strong>sw</strong></td>
<td>x</td>
<td>1</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00</td>
</tr>
<tr>
<td><strong>beq</strong></td>
<td>x</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>00</td>
</tr>
<tr>
<td><strong>J</strong></td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>01</td>
</tr>
<tr>
<td><strong>JAL</strong></td>
<td>x</td>
<td>1</td>
<td>x</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>10</td>
</tr>
</tbody>
</table>

Jump is now 2 bits

\[ \text{PC} \leftarrow \text{Mem}[\text{R}[rs] + \text{SignExt}[\text{imm16}]] \]
Adding Support for swap to Multi Cycle Datapath
(For More Practice Exercise 5.42)

• You are to add support for a new instruction, swap that exchanges the values of two registers to the MIPS multicycle datapath of Figure 5.28 on page 232

  swap $rs, $rt

• Swap used the R-Type format with:

  the value of field rs = the value of field rd

• Add any necessary datapaths and control signals to the multicycle datapath. Find a solution that minimizes the number of clock cycles required for the new instruction without modifying the register file. Justify the need for the modifications, if any.

• Show the necessary modifications to the multicycle control finite state machine of Figure 5.38 on page 339 when adding the swap instruction. For each new state added, provide the dependent RTN and active control signal values.
Adding swap Instruction Support to Multi Cycle Datapath

Swap $rs, $rt

\[
\begin{align*}
R[rt] & \leftarrow R[rs] \\
R[rs] & \leftarrow R[rt]
\end{align*}
\]

We assume here $rs = rd$ in instruction encoding.

The outputs of A and B should be connected to the multiplexor controlled by MemtoReg if one of the two fields (rs and rd) contains the name of one of the registers being swapped. The other register is specified by rt. The MemtoReg control signal becomes two bits.

For More Practice Exercise 5.42
Adding swap Instruction Support to Multi Cycle Datapath

IF
- IR ← Mem[PC]
- PC ← PC + 4
- Start

Instruction fetch

ID
- MemRead
- ALUSrcA = 00
- lorD = 0
- IRWrite
- ALUSrcB = 01
- ALUOp = 00
- PCWrite
- PCSource = 00

Instruction decode/register fetch

EX
- ALUout ← A + SignEx(Imm16)

Memory address computation

MEM
- MemRead
- lorD = 1

Write back step

WB
- RegDst = 00
- RegWrite
- MemtoReg = 01

WB1
- R[rd] ← B

WB2
- R[rt] ← A

Swap takes 4 cycles

(For More Practice Exercise 5.42)
Adding Support for add3 to Single Cycle Datapath  
(For More Practice Exercise 5.45)

- You are to add support for a new instruction, add3, that adds the values of three registers, to the MIPS multicycle datapath of Figure 5.28 on page 232. For example:

\[
\text{add3 } \$s0, \$s1, \$s2, \$s3
\]

Register \$s0 gets the sum of \$s1, \$s2 and \$s3.

The instruction encoding uses a modified R-format, with an additional register specifier \( rx \) added replacing the five low bits of the “funct” field.

- Add necessary datapath components, connections, and control signals to the multicycle datapath without modifying the register bank or adding additional ALUs. Find a solution that minimizes the number of clock cycles required for the new instruction. Justify the need for the modifications, if any.

- Show the necessary modifications to the multicycle control finite state machine of Figure 5.38 on page 339 when adding the add3 instruction. For each new state added, provide the dependent RTN and active control signal values.
Exercise 5.45: add3 instruction support to Multi Cycle Datapath

Add3 $rd, $rs, $rt, $rx

\[ R[rd] \leftarrow R[rs] + R[rt] + R[rx] \]

rx is a new register specifier in field [0-4] of the instruction

No additional register read ports or ALUs allowed

---

1. ALUout is added as an extra input to first ALU operand MUX to use the previous ALU result as an input for the second addition.
2. A multiplexor should be added to select between rt and the new field rx containing register number of the 3rd operand (bits 4-0 for the instruction) for input for Read Register 2.
   This multiplexor will be controlled by a new one bit control signal called ReadSrc.
3. WriteB control line added to enable writing R[rx] to B

---

Modified R-Format

<table>
<thead>
<tr>
<th>op</th>
<th>rs</th>
<th>rt</th>
<th>rd</th>
<th>rx</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31-26]</td>
<td>[25-21]</td>
<td>[20-16]</td>
<td>[10-6]</td>
<td>[4-0]</td>
</tr>
</tbody>
</table>

---

#13 Selected Chapter 5 For More Practice Exercises  Winter 2005  1-19-2006
Exercise 5.45: add3 instruction support to Multi Cycle Datapath

**IF**

- IR ← Mem[PC]
- PC ← PC + 4

**EX**

- ALUout ← A + SignEx(imm16)
- ALUout ← A + B
- Zero ← A - B
- Zero: PC ← ALUout
- ALUout ← ALUout + B

**MEM**

- MemRead
- MemWrite
- MemWrite

**EX1**

- ALUout ← A + B
- B ← R[rx]
- ALUout ← ALUout + B

**EX2**

- ALUout ← Mem[PC]
- PC ← PC + 4
- ALUout ← PC + (SignExt(imm16) x 4)

Add3 takes 5 cycles

(For More Practice Exercise 5.45)